DATASHEET

Contents

1	FEATURES4						
2	GEI	NERAL DESCRIPTIONS	5				
3	ME	MORY ORGANIZATION	8				
4		VICE OPERATIONS					
,	4.1	SPI Mode	o				
	4.2	QPI MODE					
	4.3	RESET FUNCTION					
	4.4	ENTER XIP MODE DIRECTLY AFTER POWER-ON (POR-XIP)					
5		TA PROTECTION					
6		GISTERS					
(6.1	Status Register	17				
(6.2	Extended Address Register					
(6.3	Flag Status Register	21				
7	INT	TERNAL CONFIGURATION REGISTER	23				
-	7.1	Nonvolatile Configuration Register	23				
-	7.2	Volatile Configuration Register	24				
8	CO	MMAND DESCRIPTIONS	26				
8	8.1	Enable 4-Byte Mode (B7H)	35				
8	8.2	DISABLE 4-BYTE MODE (E9H)					
8	8.3	CLEAR FLAG STATUS REGISTER (30H)	36				
8	8.4	Write Enable (WREN) (06H)	36				
8	8.5	Write Disable (WRDI) (04H)	37				
8	8.6	Write Enable for Volatile Status Register (50H)	37				
8	8.7	Write Status Register (WRSR) (01H/31H/11H)	38				
8	8.8	Write Extended Address Register (C5H)	39				
8	8.9	Write Nonvolatile/Volatile Configuration Register (B1H/81H)	40				
8	8.10	READ STATUS REGISTER (05H/35H/15H)	41				
8	8.11	READ FLAG STATUS REGISTER (70H)	41				
8	8.12	READ NONVOLATILE/VOLATILE CONFIGURATION REGISTER (B5H/85H)	42				
8	8.13	READ EXTENDED ADDRESS REGISTER (C8H)	43				
8	8.14	READ DATA BYTES (03H/13H)	43				
8	8.15	READ DATA BYTES AT HIGHER SPEED (OBH/OCH)	44				
8	8.16	DUAL OUTPUT FAST READ (3BH/3CH)	44				
8	8.17	Quad Output Fast Read (6BH/6CH)	45				
8	8.18	DUAL I/O FAST READ (BBH/BCH)	46				
8	8.19	Quad I/O Fast Read (EBH/ECH)	48				
8	8.20	Burst Read with Wrap (OCH)	49				



GD55B02GF

8.21	SET BURST WITH WRAP (77H)	49
8.22	SET READ PARAMETERS (COH)	50
8.23	PAGE PROGRAM (PP) (02H/12H)	51
8.24	Quad Page Program (32H/34H)	52
8.25	SECTOR ERASE (SE) (20H/21H)	53
8.26	32KB BLOCK ERASE (BE32) (52H/5CH)	54
8.27	64KB BLOCK ERASE (BE64) (D8H/DCH)	55
8.28	B CHIP ERASE (CE) (60H/C7H)	56
8.29	ENABLE QPI (38H)	56
8.30	DISABLE QPI (FFH)	57
8.31	DEEP POWER-DOWN (DP) (B9H)	57
8.32	RELEASE FROM DEEP POWER-DOWN (ABH)	58
8.33	READ UNIQUE ID (4BH)	59
8.34	READ MANUFACTURE ID/ DEVICE ID (REMS) (90H)	59
8.35	READ IDENTIFICATION (RDID) (9FH)	60
8.36	PROGRAM/ERASE SUSPEND (PES) (75H)	61
8.37	PROGRAM/ERASE RESUME (PER) (7AH)	62
8.38	B Erase Security Registers (44H)	63
8.39	PROGRAM SECURITY REGISTERS (42H)	63
8.40	READ SECURITY REGISTERS (48H)	64
8.41	GLOBAL BLOCK/SECTOR LOCK (7EH) OR UNLOCK (98H)	65
8.42	SET NONVOLATILE LOCK REGISTER (E3H)	66
8.43	CLEAR ALL NONVOLATILE LOCK REGISTERS (E4H)	67
8.44	Write Volatile Lock Register (E1H)	67
8.45	READ NONVOLATILE LOCK REGISTER (E2H) / READ VOLATILE LOCK REGISTER (E0H)	68
8.46	ENABLE RESET (66H) AND RESET (99H)	69
8.47	READ SERIAL FLASH DISCOVERABLE PARAMETER (5AH)	70
9 E	LECTRICAL CHARACTERISTICS	71
9.1	Power-On Timing	71
9.2	Initial Delivery State	71
9.3	Absolute Maximum Ratings	71
9.4	CAPACITANCE MEASUREMENT CONDITIONS	72
9.5	DC Characteristics	73
9.6	AC Characteristics	76
10	ORDERING INFORMATION	83
10.1	VALID PART NUMBERS	84
11	PACKAGE INFORMATION	85
11.1	PACKAGE TFBGA-24BALL (5x5 ball array)	85
11.2	PACKAGE SOP16 300MIL	86
12	REVISION HISTORY	87

GD55B02GF

FEATURES

- 2G-bit Serial Flash
 - 256M-Byte
 - 256 Bytes per programmable page
- Standard, Dual, Quad SPI, QPI
 - Standard SPI: SCLK, CS#, SI, SO, WP#, RESET#
 - Dual SPI: SCLK, CS#, IO0, IO1, WP#, RESET#
 - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3, RESET#
 - QPI: SCLK, CS#, IO0, IO1, IO2, IO3, RESET#
 - 3 or 4-Byte Address Mode
- High Speed Clock Frequency
 - 133MHz for fast read
 - Dual I/O Data transfer up to 266Mbits/s
 - Quad I/O Data transfer up to 532Mbits/s
 - QPI Mode Data transfer up to 532Mbits/s
- ◆ Allows XIP (eXecute in Place) Operation
 - High speed Read reduce overall XIP instruction fetch time
 - Continuous Read with Wrap further reduce data latency to fill up SoC cache
- Software/Hardware Write Protection
 - Write protect all/portion of memory via software
 - Enable/Disable protection with WP# Pin
 - Individual Block Protection


- Fast Program/Erase Speed
 - Page Program time: 0.18ms typical
 - Sector Erase time: 30ms typical
 - Block Erase time: 0.12/0.15s typical
 - Chip Erase time: 150s typical
- Flexible Architecture
 - Sector of 4K-Byte
 - Block of 32/64K-Byte
 - Erase/Program Suspend/Resume
- ◆ Low Power Consumption
 - 64µA typical stand-by current
 - 8µA typical power-down current
- Advanced Security Features
 - 128-bit Unique ID
 - 3x4K-Byte Security Registers With OTP Lock
- ◆ Single Power Supply Voltage
 - Full voltage range: 2.7~3.6V
- Endurance and Data Retention
 - Minimum 100,000 Program/Erase Cycles
 - 20-year data retention typical
- Package Information
 - TFBGA-24ball (5x5 Ball Array)
 - SOP16 300mil

2 GENERAL DESCRIPTIONS

The GD55B02GF (1G-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2, I/O3. The Dual I/O data is transferred with speed of 266Mbit/s, and the Quad I/O data is transferred with speed of 532Mbit/s.

CONNECTION DIAGRAM AND PIN DESCRIPTION

Figure 1 Connection Diagram for TFBGA24 5x5 ball array package



24-BALL TFBGA (5x5 ball array)

Table 1 Ball Description for TFBGA24 5x5 ball array package

Pin No.	Pin Name	I/O	Description
A4	RESET#	I	Reset Input
B2	SCLK	I	Serial Clock Input
В3	VSS		Ground
B4	VCC		Power Supply
C2	CS#	I	Chip Select Input
C4	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
A5/C1/C3/C5/	DNU		Do Not Use (It may connect to internal signal inside)
D1/E2/E4/E5	DNO		Do Not Ose (It may connect to internal signal inside)
D2	SO (IO1)	I/O	Data Output (Data Input Output 1)
D3	SI (IO0)	I/O	Data Input (Data Input Output 0)
D4	IO3	I/O	Data Input Output 3

Notes:

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. The DNU ball must be floating. It may connect to internal signal inside.
- 3. The NC ball is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.

GD55B02GF

4. The RESET# pin is a dedicated hardware reset pin regardless of device settings or operation states. If the hardware reset function is not used, it is recommended to connect it to VCC in the system but leaving it floating is OK.

SCLK 16 SI 15 (IOO) NC RESET# 14 DNU NC 4 13 Top View NC 5 12 NC DNU DNU 6 11 CS# 7 **VSS** 10 WP# SO 9 (IO1)(IO2) 16-LEAD SOP

Figure 2 Connection Diagram for SOP16 package

Table 2 Pin Description for SOP16 package


Pin No.	Pin Name	I/O	Description
1	IO3	I/O	Data Input Output 3
2	VCC		Power Supply
3	RESET#	I	Reset Input
7	CS#	I	Chip Select Input
8	SO (IO1)	I/O	Data Output (Data Input Output 1)
9	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
10	VSS		Ground
6/11/13	DNU		Do Not Use (It may connect to internal signal inside)
15	SI (IO0)	I/O	Data Input (Data Input Output 0)
16	SCLK	I	Serial Clock Input

Notes:

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. The DNU pin must be floating. It may connect to internal signal inside.
- 3. The NC pin is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 4. The RESET# pin is a dedicated hardware reset pin regardless of device settings or operation states. If the hardware reset function is not used, it is recommended to connect it to VCC in the system but leaving it floating is OK.



BLOCK DIAGRAM



3 **MEMORY ORGANIZATION**

GD55B02GF

Each device has	Each block has	Each sector has	Each page has	
256M	64/32K	4K	256	Bytes
1M	256/128	16	-	pages
64K	16/8	-	-	sectors
4K/8K	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE

GD55B02GF 64K Bytes Block Sector Architecture

Block	Sector	Addres	s range
	65535	FFFF000H	FFFFFFH
4095			
	65520	FFF0000H	FFF0FFFH
	65519	FFEF000H	FFEFFFFH
4094			
	65504	FFE0000H	FFE0FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH

4 DEVICE OPERATIONS

4.1 SPI Mode

Standard SPI

The GD55B02GF features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD55B02GF supports Dual SPI operation when using the "Dual Output Fast Read", "Dual Output Fast Read with 4-Byte address", "Dual I/O Fast Read" and "Dual I/O Fast Read with 4-Byte address" commands (3BH, 3CH, BBH and BCH). These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual SPI command, the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The GD55B02GF supports Quad SPI operation when using the "Quad Output Fast Read", "Quad I/O Fast Read", "Quad Page Program" (6BH/6CH, EBH/ECH, 32H/34H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1, and the WP# pin become bidirectional I/O pins: IO2.

4.2 QPI Mode

The GD55B02GF supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the "Enable the QPI (38H)" command. The QPI mode utilizes all four IO pins to input the command code. Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. "Enable the QPI (38H)" and "Disable the QPI (FFH)" commands are used to switch between these two modes. Upon power-up and Hardware Reset or after Software Reset using "Enable Reset (66H) and Reset (99H)" command, the default state of the device is Standard/Dual/Quad SPI mode.


4.3 RESET Function

The RESET# pin allows the device to be reset by the control.

The RESET# pin goes low for a minimum period of tRLRH will reset the flash. After reset cycle, the flash is at the following states:

- Standby mode
- All the volatile bits will return to the default status as power on.

Figure 3 RESET Condition



4.4 Enter XIP Mode Directly After Power-On (POR-XIP)

The device can be operated in the selected XIP mode immediately after power-on reset. The XIP mode after Power-on is set by Nonvolatile Configuration Register bits in Byte<0>. Because the device boots directly in XIP, after the power cycle, no command code is necessary. XIP is terminated by setting the "Continuous Read Mode" bits (M5-4) do not equal (1, 0).

5 DATA PROTECTION

The GD55B02GF provides the following data protection methods:

- Write Enable (WREN) command: The WREN command sets the Write Enable Latch (WEL) bit to '1'. The WEL bit will reset to '0' after the following sequence or instructions:
 - Power-Up / Hardware Reset / Software Reset (66H+99H)
 - Write Disable (WRDI)
 - Write Status Register (WRSR 1, 2 & 3)
 - Write Extended Address Register (WEAR)
 - Write Nonvolatile Configuration Register (WNVCR)
 - Write Volatile Configuration Register (WVCR)
 - Page Program (PP)
 - Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE) / Erase Security Registers / Program Security Registers
 - Advanced Block Protection related instructions: Set Nonvolatile Lock (NL) Register, Clear All Nonvolatile Lock (NL) Registers, Write Volatile Lock (VL) Register
- Software Protection Mode:
 - -The Block Protect (BP4, BP3, BP2, BP1, and BP0 along with the CMP) bits define the section of the memory array that can be read but cannot be changed.
 - Nonvolatile Lock (NL) Registers are additional memory non-volatile lock registers that can protect or unprotect a memory with greater granularity at the individual sectors/block level.
 - Volatile Lock (VL) Registers like NL Registers serve similar lock bit functionality at individual sector/block level except they are volatile bits.
- ◆ Hardware Protection Mode when SRP0 is '1': WP# goes low to protect the Status Register bits (i.e., BP0~BP4, CMP bits) and Nonvolatile Lock (NL) Registers against writes.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and reset command (66H+99H).

The GD55B02GF device supports several memory protection methods: Block Protection via Block Protect/CMP bits, Individual Volatile Block Lock Protection via VL Register bits, Individual Nonvolatile Block Lock Protection via NL Register Bits. All these protection schemes function in a logical OR method to protect or unprotect targeted sector/block as shown on Figure 5.

Flash Memory **Memory Protection** Array Sector 15 Control Sector 14 R Nonvolatile Lock INL) Register Sector 13 Sector 15 Sector 12 (Password Option) Logical Sector 11 Sector 10 **Block 4095** Volatile Lock (VL) Register Sector 9 Sector 15 Sector 8 Sector 7 Sector 6 Sector 5 Nonvolatile Lock (NL) Register Sector 4 S R Block 4094 Sector 3 (Password Option) Sector 2 Logical Sector 1 Volatile Lock (VL) Register Sector 0 Block 4094 **Block 4094** Status Registers : Block Protection BP[4:0] & CMP Block 1 (Password Option) Nonvolatile Lock (NL) S R Register Block 1 Sector 15 (Password Option) ogical. Sector 14 Volatile Lock (VL) Register Sector 13 Block 1 Sector 12 Sector 11 Sector 10 Sector 9 Sector 8 Nonvolatile Lock (NL) Register Sector 7 R Sector 6 (Password Option) Sector 5 Logical Sector 4 Volatile Lock (VL) Register Sector 3 Sector 0 Sector 2 Sector 1

Figure 4 Memory Protection Control Overview

Notes:

1. The first and last blocks will have NL/VL Registers protections at the 4KB sector level. Each 4KB sector in these blocks can be individually locked by NL/VL Registers setting.

Sector 0

2. Each of the middle 64KB blocks has NL/VL Registers protections at the 64KB block level. Each 64KB block can be individually locked by NL/VL Registers setting.



GD55B02GF

Status Register Block Protection (BP4, BP3, BP2, BP1, BP0, CMP)

Table 3. GD55B02GF Protected area size (CMP=0)

	Status Register Content			nt	Memory Content			
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
Х	0	0	0	0	NONE	NONE	NONE	NONE
0	0	0	0	1	4095	0FFF0000h-0FFFFFFh	64KB	Upper 1/4096
0	0	0	1	0	4094 to 4095	0FFE0000h-0FFFFFFh	128KB	Upper 1/2048
0	0	0	1	1	4092 to 4095	0FFC0000h-0FFFFFFh	256KB	Upper 1/1024
0	0	1	0	0	4088 to 4095	0FF80000h-0FFFFFFh	512KB	Upper 1/512
0	0	1	0	1	4080 to 4095	0FF00000h-0FFFFFFh	1MB	Upper 1/256
0	0	1	1	0	4064 to 4095	0FE00000h-0FFFFFFh	2MB	Upper 1/128
0	0	1	1	1	4032 to 4095	0FC00000h-0FFFFFFh	4MB	Upper 1/64
0	1	0	0	0	3968 to 4095	0F800000h-0FFFFFFh	8MB	Upper 1/32
0	1	0	0	1	3840 to 4095	0F000000h-0FFFFFFh	16MB	Upper 1/16
0	1	0	1	0	3584 to 4095	0E000000h-0FFFFFFh	32MB	Upper 1/8
0	1	0	1	1	3072 to 4095	0C000000h-0FFFFFFh	64MB	Upper 1/4
0	1	1	0	0	2048 to 4095	08000000h-0FFFFFFh	128MB	Upper 1/2
1	0	0	0	1	0	00000000h-0000FFFFh	64KB	Lower 1/4096
1	0	0	1	0	0 to 1	00000000h-0001FFFFh	128KB	Lower 1/2048
1	0	0	1	1	0 to 3	00000000h-0003FFFFh	256KB	Lower 1/1024
1	0	1	0	0	0 to 7	00000000h-0007FFFFh	512KB	Lower 1/512
1	0	1	0	1	0 to 15	00000000h-000FFFFh	1MB	Lower 1/256
1	0	1	1	0	0 to 31	00000000h-001FFFFh	2MB	Lower 1/128
1	0	1	1	1	0 to 63	00000000h-003FFFFh	4MB	Lower 1/64
1	1	0	0	0	0 to 127	00000000h-007FFFFh	8MB	Lower 1/32
1	1	0	0	1	0 to 255	00000000h-00FFFFFh	16MB	Lower 1/16
1	1	0	1	0	0 to 511	00000000h-01FFFFFh	32MB	Lower 1/8
1	1	0	1	1	0 to 1023	00000000h-03FFFFFh	64MB	Lower 1/4
1	1	1	0	0	0 to 2047	00000000h-07FFFFFh	128MB	Lower 1/2
Х	1	1	0	1	ALL	00000000h-0FFFFFFh	256MB	ALL
Х	1	1	1	Х	ALL	00000000h-0FFFFFFh	256MB	ALL



GD55B02GF

Table 4. GD55B02GF Protected area size (CMP=1)

	Status Register Content			nt	Memory Content			
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
Х	0	0	0	0	ALL	00000000H-0FFFFFFH	256MB	ALL
0	0	0	0	1	0 to 4094	00000000H-0FFEFFFH	262,080KB	Lower 4095/4096
0	0	0	1	0	0 to 4093	00000000H-0FFDFFFFH	262,016KB	Lower 2047/2048
0	0	0	1	1	0 to 4091	00000000H-0FFBFFFFH	261,888KB	Lower 1023/1024
0	0	1	0	0	0 to 4087	00000000H-0FF7FFFFH	261,632KB	Lower 511/512
0	0	1	0	1	0 to 4079	00000000H-0FEFFFFH	255MB	Lower 255/256
0	0	1	1	0	0 to 4063	00000000H-0FDFFFFH	254MB	Lower 127/128
0	0	1	1	1	0 to 4031	00000000H-0FBFFFFH	252MB	Lower 63/64
0	1	0	0	0	0 to 3967	00000000H-0F7FFFFH	248MB	Lower 31/32
0	1	0	0	1	0 to 3839	00000000H-0EFFFFFH	240MB	Lower 15/16
0	1	0	1	0	0 to 3583	00000000H-0DFFFFFH	224MB	Lower 7/8
0	1	0	1	1	0 to 3071	00000000H-0BFFFFFH	192MB	Lower 3/4
0	1	1	0	0	0 to 2047	00000000H-07FFFFFH	128MB	Lower 1/2
1	0	0	0	1	1 to 4095	00010000H-0FFFFFFH	262,080KB	Upper 4095/4096
1	0	0	1	0	2 to 4095	00020000H-0FFFFFFH	262,016KB	Upper 2047/2048
1	0	0	1	1	4 to 4095	00040000H-0FFFFFFH	261,888KB	Upper 1023/1024
1	0	1	0	0	8 to 4095	00080000H-0FFFFFFH	261,632KB	Upper 511/512
1	0	1	0	1	16 to 4095	00100000H-0FFFFFFH	255MB	Upper 255/256
1	0	1	1	0	32 to 4095	00200000H-0FFFFFFH	254MB	Upper 127/128
1	0	1	1	1	64 to 4095	00400000H-0FFFFFFH	252MB	Upper 63/64
1	1	0	0	0	128 to 4095	00800000H-0FFFFFFH	248MB	Upper 31/32
1	1	0	0	1	256 to 4095	01000000H-0FFFFFFH	240MB	Upper 15/16
1	1	0	1	0	512 to 4095	02000000H-0FFFFFFH	224MB	Upper 7/8
1	1	0	1	1	1024 to 4095	04000000H-0FFFFFFH	192MB	Upper 3/4
1	1	1	0	0	2048 to 4095	08000000H-0FFFFFFH	128MB	Upper 1/2
Х	1	1	0	1	NONE	NONE	NONE	NONE
Х	1	1	1	Х	NONE	NONE	NONE	NONE



GD55B02GF

Volatile Lock (VL) Registers

The GD55B02GF has a total of 4126 Volatile Lock Registers. Each VL Register has 8-bits. The VL Register is read independently by Read VL Register (E0H) using either a sector or block address. Each VL Register is written independently by Write VL Register (E1H) instruction using either a sector or block address. All VL Registers are cleared collectively by Global VL Registers Unlock (98H) instruction and set collectively by Global VL Registers Lock (7EH) instruction.

The bottom and top 64KB Blocks have individual volatile protection lock registers on each 4KB sectors (total 32). The middle 64KB Blocks have their own individual volatile block lock registers (total 4094). The VL register mapping assignments to the memory sectors/blocks are illustrated on Figure 6. The default value of the VL Registers from power up or reset is based on the VL Default value (NVCR Address <02> Bit 2). VL Register value of '00H' indicates the corresponding sectors or blocks are unprotected. A VL Register value of 'FFH' indicates the corresponding sectors or blocks are protected.

No.	Name	Description	Note
		Each VL Register protects or	
		unprotect a corresponding sector	Volatile
4126 VL Registers[Sector/Block Address] = 00h or	VL	or block:	
FFh ⁽¹⁾	Registers	00H = Unprotected Sector/Block	Writable
		FFH = Protected Sector/Block	
		Others = Not Supported ⁽²⁾	

Notes:

- 1. VL Registers mapping across the full memory is illustrated on Figure 4 (NL and VL Registers Assignment on the Memory). Default value of the VL Registers from power up or reset is based on VL Default value set on NVCR Address <02> Bit 2.
- 2. Only valid data (00H or FFH) are valid and accepted during Write VL Register. Other data combinations are not valid data input; the Write VL Register command will be ignored; and the WEL bit will not be cleared.

Nonvolatile Lock (NL) Registers

The GD55B02GF has a total of 4126 Nonvolatile Lock Registers that are non-volatile. Each NL Register has 8-bits. The NL Register is read independently using either a sector or block address using Read NL Register (E2H) instruction. Each NL Register is also set independently by Set NL Register (E3H) instruction using either a sector or block address. All NL Registers are cleared collectively by Clear All NL Registers (E4H) instruction.

The bottom and top 64KB Blocks have individual non-volatile protection lock registers on each 4KB sectors (total 32). The middle 64KB Blocks have their own individual non-volatile block lock registers (total 4094). The NL Register mapping assignments to the memory sectors/blocks are illustrated on Figure 6. The factory default value of the NL Registers is '00H' indicating the corresponding sectors or blocks are unprotected. When NL Register is set to 'FFH', the corresponding sector or block is protected against program or erase.




GD55B02GF

No.	Name	Description	Note
4126 NL Registers[Sector/Block Address] = 00h or FFh ⁽¹⁾	NL Registers	Each NL Register protects or unprotect a corresponding sector or block: 00H = Unprotected Sector/Block FFH = Protected Sector/Block Others = Not Supported	Non-Volatile Writable

Note:

1. NL Registers mapping across the full memory is illustrated on Figure 4 (NL and VL Registers Assignment on the Memory).

Figure 5. NL Registers and VL Registers Assignment on the Memory



Notes:

- 1. The first and last blocks will have NL/VL Registers protections at the 4KB sector level. Each 4KB sector in these blocks can be individually locked by NL/VL Registers setting.
- 2. Each of the middle 64KB blocks has NL/VL Registers protections at the 64KB block level. Each 64KB block can be individually locked by NL/VL Registers setting.

REGISTERS 6

6.1 **Status Register**

Table 5. Status Register-SR No.1

No.	Bit Name	Description	Note
S7	SRP0	Status Register Protection Bit	Non-volatile writable
S6	BP4	Block Protect Bit	Non-volatile writable
S5	BP3	Block Protect Bit	Non-volatile writable
S4	BP2	Block Protect Bit	Non-volatile writable
S3	BP1	Block Protect Bit	Non-volatile writable
S2	BP0	Block Protect Bit	Non-volatile writable
S1	WEL	Write Enable Latch	Volatile, read only
S0	WIP	Erase/Write In Progress	Volatile, read only

Table 6. Status Register-SR No.2

No.	Bit Name	Description	Note
S15	SUS1	Erase Suspend Bit	Volatile, read only
S14	SRP1	Status Register Protection Bit	Non-volatile writable
S13	LB3	Security Register Lock Bit	Non-volatile writable (OTP)
S12	LB2	Security Register Lock Bit	Non-volatile writable (OTP)
S11	LB1	Security Register Lock Bit	Non-volatile writable (OTP)
S10	SUS2	Program Suspend Bit	Volatile, read only
S9	QE	Quad Enable Bit	QE = 1 permanently
S8	ADS	Current Address Mode Bit	Volatile, read only

Table 7. Status Register-SR No.3

No.	Bit Name	Description	Note
S23	Reserved	Reserved	Reserved
S22	Reserved	Reserved	Reserved
S21	Reserved	Reserved	Reserved
S20	ADP	Power Up Address Mode Bit	Non-volatile writable
S19	CMP	Complement Protect	Non-volatile writable
S18	Reserved	Reserved	Reserved
S17	DC1	Dummy Configuration Bit	Non-volatile writable
S16	DC0	Dummy Configuration Bit	Non-volatile writable

The status and control bits of the Status Register are as follows:

WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register or configuration register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register or configuration register progress, when WIP bit sets 0, means the device is not in program/erase/write status register or configuration register progress.

WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are set to 1, the relevant memory area becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed only if none sector or block is protected.

SRP0, SRP1 bits

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one-time programmable protection.

SRP1	SRP0	#WP	Status Register/NL Register	Description
0	0 0 X		Software Protected	The Status Register and NL Registers can be written to after
U	U	^	Software Protected	a Write Enable command, WEL=1. (Default)
0	1	0	Hardware Protected	WP#=0, the Status Register and NL Registers are locked and
U	1 0 Hardware Protected	cannot be written to.		
0	0 1 1 Hardware Unprotected	Hardwara Unprotected	WP#=1, the Status Register and NL Registers are unlocked	
U		and can be written to after a Write Enable command, WEL=1.		
				Status Register and NL Registers are protected and cannot be
1	0	Χ	Power Supply Lock-Down ⁽¹⁾⁽²⁾	written to again until the next Power-Down, Power-Up cycle,
				Hardware Reset, Software Reset (66H+99H).
1	1 1 X		One Time Program ⁽²⁾	Status Register and NL Registers are permanently protected
		^	One fille Program	and cannot be written to.

Notes:

- 1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle, Hardware Reset, Software Reset (66H+99H) will change SRP1, SRP0 to (0, 0) state.
- 2. This feature is available on special order. Please contact GigaDevice for details.

ADS bit



GD55B02GF

device is in 3-Byte address mode when ADS=0 (default), and in 4-Byte address mode when ADS=1.

QE bit

The Quad Enable (QE) bit is a non-volatile bit in the Status Register that allows Quad operation. The default value of QE bit is 1 and it cannot be changed, so that the IO2 and IO3 pins are enabled all the time.

SUS1, SUS2 bits

The SUS1 and SUS2 bits are read only bits in the status register (S15 and S10) that are set to 1 after executing an Program/Erase Suspend (75H) command (The Erase Suspend will set the SUS1 bit to 1, and the Program Suspend will set the SUS2 bit to 1). The SUS1 and SUS2 bits are cleared to 0 by Erase/Program Resume (7AH) command, Hardware Reset, Software Reset (66H+99H) command as well as a power-down, power-up cycle.

LB3, LB2, LB1 bits

The LB3, LB2 and LB1 bits are non-volatile One Time Program (OTP) bits in Status Register (S13, S12 and S11) that provide the write protect control and status to the Security Registers. The default state of LB3, LB2 and LB1 bits are 0, the security registers are unlocked. The LB3, LB2 and LB1 bits can be set to 1 individually using the Write Register instruction. The LB3, LB2 and LB1 bits are One Time Programmable, once they are set to 1, the Security Registers will become read-only permanently.

DC1, DC0 bits

The Dummy Configuration (DC) bits are non-volatile, which select the number of dummy cycles between the end of address and the start of read data output. Dummy cycles provide additional latency that is needed to complete the initial read access of the flash array before data can be returned to the host system. Some read commands require additional dummy cycles as the SCLK frequency increases.

The following dummy cycle tables provide different dummy cycle settings that are configured.

Command	DC1, DC0	Dummy Cycles	Freq.(MHz)
0011 0011	00 (default)	8	133
0BH, 0CH	01	8	133
3BH, 3CH 6BH, 6CH	10	8	133
0511, 0011	11	8	133
	00 (default)	4	104
DDLI DCLI	01	8	133
BBH, BCH	10	4	104
	11	8	133
	00 (default)	6	104
EBU ECU	01	10	133
EBH, ECH	10	6	104
	11	10	133

CMP bit


The CMP bit is a non-volatile Read/Write bit in the Status Register (S19). It is used in conjunction with the BP4-BP0 bits to

GD55B02GF

provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

ADP bit

The Address Power-up (ADP) bit is a non-volatile writable bit that determines the initial address mode when the device is powered on or reset. This bit is only used during the power on or device reset initialization period. When ADP=0 (factory default), the device will power up into 3-Byte address mode, the Extended Address Register must be used to access memory regions beyond 128Mb. When ADP=1, the device will power up into 4-Byte address mode directly.



6.2 Extended Address Register

Table 8 Extended Address Register

No.	Name	Description	Note
EA7	Reserved	Reserved	Reserved
EA6	Reserved	Reserved	Reserved
EA5	Reserved	Reserved	Reserved
EA4	Reserved	Reserved	Reserved
EA3	A27	Address bit	Volatile writable
EA2	A26	Address bit	Volatile writable
EA1	A25	Address bit	Volatile writable
EA0	A24	Address bit	Volatile writable

The extended address register is only used when the address mode is 3-Byte mode, as to set the higher address. The default value of the address bit is "0".

For the read operation, the whole array can be continually read out with one command. Data output starts from the selected 128Mb, and it can cross the boundary. When the last Byte of the segment is reached, the next Byte (in a continuous reading)



GD55B02GF

is the first Byte of the next segment. However, the EAR (Extended Address Register) value does not change. The random access reading can only be operated in the selected segment.

The Chip erase command will erase the whole chip and is not limited by EAR selected segment. However, the sector erase, block erase, program operation are limited in selected segment and will not cross the boundary.

A27, A26, A25, A24 bits

The Extended Address Bits are used only when the device is operating in the 3-Byte Address Mode (ADS=0), which is volatile writable by C5H command.

If the device powers up with ADP bit set to 1, or an "Enter 4-Byte Address Mode (B7H)" instruction is issued, the device will require 4-Byte address input for all address related instructions, and the Extended Address Bit setting will be ignored.

A27, A26, A25, A24	Address
0000	0000 0000h-00FF FFFFh
0 0 0 1	0100 0000h-01FF FFFFh
0010	0200 0000h-02FF FFFFh
0011	0300 0000h-03FF FFFFh
0100	0400 0000h-04FF FFFFh
0101	0500 0000h-05FF FFFFh
0110	0600 0000h-06FF FFFFh
0111	0700 0000h-07FF FFFFh
1000	0800 0000h-08FF FFFFh
1001	0900 0000h-09FF FFFFh
1010	0A00 0000h-0AFF FFFFh
1011	0B00 0000h-0BFF FFFFh
1100	0C00 0000h-0CFF FFFFh
1101	0D00 0000h-0DFF FFFFh
1110	0E00 0000h-0EFF FFFFh
1111	0F00 0000h-0FFF FFFFh

6.3 Flag Status Register

Table 9 Flag Status Register

No.	Name	Description	Note
FS7	RY/BY#	Ready/Busy# Bit	Volatile, read only
FS6	Reserved	Reserved	Reserved
FS5	Reserved	Reserved	Reserved
FS4	Reserved	Reserved	Reserved
FS3	Reserved	Reserved	Reserved
FS2	Reserved	Reserved	Reserved
FS1	PE	Program Error Bit	Volatile, read only
FS0	EE	Erase Error bit	Volatile, read only

The status and control bits of the Flag Status Register are as follows:

RY/BY# bit

The RY/BY# bit is a read only bit that indicates Program or Erase Status bit. Indicates whether one of the following command cycles is in progress: WRITE STATUS REGISTER, WRITE NONVOLATILE CONFIGURATION REGISTER, PROGRAM, or ERASE.

PE bit

The Program Error (PE) bit is a read only bit that indicates a program failure. It will also be set when the user attempts to program a protected array sector or access the locked OTP space. PE is cleared to "0" after program operation resumes or by Clear Flag Status Register command (30H).

EE bit


The Erase Error (EE) bit is a read only bit that indicates an erase failure. It will also be set when the user attempts to erase a protected array sector or access the locked OTP space. EE is cleared to "0" after erase operation resumes or by Clear Flag Status Register command (30H).



7 INTERNAL CONFIGURATION REGISTER

The memory configuration is set by an internal configuration register that is not directly accessible to users. The user can change the default configuration at power up by using the WRITE NONVOLATILE CONFIGURATION REGISTER. Information from the nonvolatile configuration register overwrites the internal configuration register during power on or after a reset.

The user can change the configuration during device operation using the WRITE VOLATILE CONFIGURATION REGISTER command. Information from the volatile configuration registers overwrite the internal configuration register immediately after the WRITE command completes.



7.1 Nonvolatile Configuration Register

Nonvolatile Configuration Register bits set the device configuration after power-up or reset. All bits are erased (FFh) unless stated otherwise. This register is read from and written to using the READ NONVOLATILE CONFIGURATION REGISTER and the WRITE NONVOLATILE CONFIGURATION REGISTER commands, respectively. The commands use the main array address scheme, but only the LSB is used to access different register settings, thereby providing up to 256 Bytes of registers (See the table below for the details). A WRITE command to a reserved address will set the device to the default status of the corresponding Byte.



GD55B02GF

Table 10 Nonvolatile Configuration Register

Addr	Settings	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Description		
		1	1	1	1	1	1	0	0	XIP: Dual I/O fast read		
<0>	XIP mode after	1	1	1	1	1	1	1	0	XIP: Quad I/O fast read		
102	Power on reset	1 1 1 1 1 1 1						Disabled (Default)				
		Other	s			Reserved						
		х	х	х	х	х	х	0	0	18 Ohm		
	Duit to a Change with	х	х	х	х	х	х	0	1	25 Ohm (default)		
<1>	Driver Strength configuration	Х	х	х	х	х	х	1	0	35 Ohm		
	Configuration	х	х	х	х	х	х	1	1	50 Ohm		
		Other	s							Reserved		
	\(\(\) \(х	х	х	х	х	1	х	х	all VL=1 after POR or Reset		
-0.				.,		х				all VL=0 after POR or Reset		
<2>	VL default value	X	Х	Х	X		0	Х	Х	(Default)		
		Other	s							Reserved		
<3>	Reserved											
<4>	Reserved											
<5>	Reserved											
<6>	Reserved											
<7>	Reserved											
<8>	Reserved											
<9>	Reserved											
<a>	Reserved											
	Reserved											

7.2 Volatile Configuration Register

Volatile Configuration Register bits temporarily set the device configuration after power-up or reset. All bits are erased (FFh) unless stated otherwise. This register is read from and written to using the READ VOLATILE CONFIGURATION REGISTER and the WRITE VOLATILE CONFIGURATION REGISTER commands, respectively. The commands use the main array address scheme; however, only the LSB is used to access different register settings to provide up to 256 Bytes of registers (See the table below for the details). A WRITE command to a reserved address will set the device to the default status of the corresponding Byte.



GD55B02GF

Table 11 Volatile Configuration Register

Addr	Settings	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Description
<0>	Reserved									
		х	х	х	х	х	х	0	0	18 Ohm
	<1> Driver Strength configuration	Х	х	х	х	х	х	0	1	25 Ohm (default)
<1>		Х	х	х	х	х	х	1	0	35 Ohm
C		Х	х	х	х	х	х	1	1	50 Ohm
		Other	s	·	·	Reserved				
<2>	Reserved									
<3>	Reserved									
<4>	Reserved									
<5>	Reserved									
<6>	Reserved									
<7>	Reserved									
<8>	Reserved									
<9>	Reserved									
<a>	Reserved									
	Reserved									

8 COMMAND DESCRIPTIONS

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-Byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

Every command sequence starts with a one-Byte command code. Depending on the command, this might be followed by address Bytes, or by data Bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a Byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input Byte is not a full Byte, nothing will happen and WEL will not be reset.

Table 12. Commands (SPI, 3- or 4-Byte Addr. Mode)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9
Write Enable	06H								
Write Disable	04H								
Read Status Register- 1	05H	(S7-S0)	(cont.)						
Read Status Register- 2	35H	(S15-S8)	(cont.)						
Read Status Register- 3	15H	(S23-S16)	(cont.)						
Read Flag Status Register	70H	FS7~FS0	(cont.)						
Write Status Register-1	01H	S7-S0							
Write Status Register- 1&2	01h	S7-S0	S15-S8						
Write Status Register-2	31H	S15-S8							
Write Status Register-3	11H	S23-S16							
Read Extended Addr. Register	С8Н	(EA7-EA0)							
Write Extended Addr. Register	C5H	EA7-EA0							
Volatile SR write Enable	50H								



GD55B02GF

Clear SR Flags	30H								
Set Burst with Wrap	77H	dummy ⁽¹⁾	dummy ⁽¹⁾	dummy ⁽¹⁾	W7-W0 ⁽¹⁾				
Chip Erase	60H/C7H								
Enter 4-Byte Address Mode	В7Н								
Exit 4-Byte Address Mode	E9H								
Read Manufacturer/ Device ID	90H	00H	00H	00H	(MID7- MID0)	(DID7- DID0)	(cont.)		
Read Identification	9FH	(M7-M0)	(JDID15- JDID8)	(JDID7- JDID0)	(cont.)				
Enable Reset	66H								
Reset	99H								
Program/Erase Suspend	75H								
Program/Erase Resume	7AH								
Deep Power-Down	В9Н								
Release From Deep Power-Down	ABH								
Release From Deep Power-Down and Read Device ID	АВН	dummy	dummy	dummy	(DID7- DID0)	(cont.)			
Enable QPI	38H								
Read Serial Flash Discoverable Parameter	5AH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)		
Read Data with 4-Byte Address	13H	A31-A24	A23-A16	A15-A8	A7-A0	(D7-D0)	(cont.)		
Fast Read with 4-Byte Address	0CH	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)	
Fast Read Dual Output with 4-Byte Address	3СН	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽²⁾	(cont.)	
Fast Read Quad Output with 4-Byte Address	6CH	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽³⁾	(cont.)	
Fast Read Dual I/O with 4-Byte Address	всн	A31-A24 ⁽⁴⁾	A23-A16 ⁽⁴⁾	A15-A8 ⁽⁴⁾	A7-A0 ⁽⁴⁾	M7-M0 ⁽⁵⁾	(D7-D0) ⁽²⁾	(cont.)	
Fast Read Quad I/O	ECH	A31-A24 ⁽⁶⁾	A23-A16 ⁽⁶⁾	A15-A8 ⁽⁶⁾	A7-A0 ⁽⁶⁾	M7-M0 ⁽⁷⁾	dummy	dummy	(D7-



GD55B02GF

with 4-Byte Address								D0) ⁽³⁾
Page Program with 4-	12H	A31-A24	A23-A16	A15-A8	A7-A0	D7-D0	Nort Puto	
Byte Address	12Π	A31-A24	A23-A10	A 13-A0	A7-A0	טט-זיט	Next Byte	
Quad Page Program	34H	A31-A24	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte	
with 4-Byte Address	3 4 11	A31-A24	A23-A10	A 10-A0	A7-A0	D7-D0	Next byte	
Sector Erase with 4-	21H	A31-A24	A23-A16	A15-A8	A7-A0			
Byte Address	2111	A31-A24	A23-A10	7110710	711-710			
Block Erase (32K) with	5CH	A31-A24	A23-A16	A15-A8	A7-A0			
4-Byte Address	5011	A31-A24	A23-A16	A 13-A0	AI-AU			
Block Erase (64K) with	DCH	A31-A24	A23-A16	A15-A8	A7-A0			
4-Byte Address	DCIT	A31-A24	A23-A10	A13-A0	A7-A0			
Read VL Register	E0H	A31-A24	A23-A16	A15-A8	A7-A0	(D7-D0)	(cont.)	
Write VL Register	E1H	A31-A24	A23-A16	A15-A8	A7-A0	D7-D0		
Read NL Register	E2H	A31-A24	A23-A16	A15-A8	A7-A0	(D7-D0)	(cont.)	
NL bit Program	E3H	A31-A24	A23-A16	A15-A8	A7-A0			
All NL bit Erase	E4H							
Global Block Lock	7EH							
Global Block Unlock	98H							

Table 13. Commands (SPI, 3-Byte Addr. Mode)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(cont.)			
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)		
Dual Output Fast Read	3ВН	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽²⁾	(cont.)		
Quad Output Fast	6DLI	A22 A46	A1E A0	A7 A0	dummy	(DZ D0)(3)	(cont.)		
Read	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽³⁾	(cont.)		
Dual I/O Fast Read	BBH	A23-A16 ⁽⁹⁾	A15-A8 ⁽⁹⁾	A7-A0 ⁽⁹⁾	M7-M0 ⁽⁵⁾	(D7-D0) ⁽²⁾	(cont.)		
Oued I/O Feet Bood	EBH	A23-	A15-A8 ⁽¹⁰⁾	A7-A0 ⁽¹⁰⁾	M7-M0 ⁽⁷⁾	dummy	dummy	(DZ D0)(3)	(cont)
Quad I/O Fast Read		A16 ⁽¹⁰⁾	A13-A6(19)	A7-A0	IVI7-IVIO			(D7-D0) ⁽³⁾	(cont.)
Page Program	02H	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte			
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte			
Sector Erase	20H	A23-A16	A15-A8	A7-A0					
Block Erase (32K)	52H	A23-A16	A15-A8	A7-A0					
Block Erase (64K)	D8H	A23-A16	A15-A8	A7-A0					
Pood Unique ID	4BH	00H	00H	00H	dummy	(UID7-	(cont.)		
Read Unique ID	4DFI	ООП	υυп	υυп	dummy	UID0)	(cont.)		



GD55B02GF

Erase Security Registers ⁽¹¹⁾	44H	A23-A16	A15-A8	A7-A0				
Program Security Registers ⁽¹¹⁾	42H	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte		
Read Security Registers ⁽¹¹⁾	48H	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)	
Write Nonvolatile Configuration Register	B1H	A23-A16	A15-A8	A7-A0	(D7-D0)			
Write Volatile Configuration Register	81H	A23-A16	A15-A8	A7-A0	(D7-D0)			
Read Nonvolatile Configuration Register	В5Н	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)		
Read Volatile Configuration Register	85H	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)		

Table 14. Commands (SPI, 4-Byte Addr. Mode)

					-				
Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9
Read Data	03H	A31-A24	A23-A16	A15-A8	A7-A0	(D7-D0)	(cont.)		
Fast Read	0BH	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)	
Dual Output Fast Read	3ВН	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽²⁾	(cont.)	
Quad Output Fast Read	6BH	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽³⁾	(cont.)	
Dual I/O Fast Read	BBH	A31-A24 ⁽⁴⁾	A23-A16 ⁽⁴⁾	A15-A8 ⁽⁴⁾	A7-A0 ⁽⁴⁾	M7-M0 ⁽⁵⁾	(D7-D0) ⁽²⁾	(cont.)	
Quad I/O Fast Read	EBH	A31-A24 ⁽⁶⁾	A23-A16 ⁽⁶⁾	A15-A8 ⁽⁶⁾	A7-A0 ⁽⁶⁾	M7-M0 ⁽⁷⁾	dummy	dummy	(D7- D0) ⁽³⁾
Page Program	02H	A31-A24	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte		
Quad Page Program	32H	A31-A24 ⁽⁶⁾	A23-A16 ⁽⁶⁾	A15-A8 ⁽⁶⁾	A7-A0 ⁽⁶⁾	D7-D0	Next Byte		
Sector Erase	20H	A31-A24	A23-A16	A15-A8	A7-A0				
Block Erase (32K)	52H	A31-A24	A23-A16	A15-A8	A7-A0				
Block Erase (64K)	D8H	A31-A24	A23-A16	A15-A8	A7-A0				
Read Unique ID	4BH	00H	00H	00H	00H	dummy	(UID7- UID0)	(cont.)	
Erase Security Registers ⁽¹¹⁾	44H	A31-A24	A23-A16	A15-A8	A7-A0				
Program Security Registers ⁽¹¹⁾	42H	A31-A24	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte		
Read Security Registers ⁽¹¹⁾	48H	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)	
Write Nonvolatile Configuration Register	В1Н	A31-A24	A23-A16	A15-A8	A7-A0	(D7-D0)			



GD55B02GF

Write Volatile	81H	A31-A24	A23-A16	A15-A8	A7-A0	(D7-D0)			
Configuration Register						(07-00)			
Read Nonvolatile	В5Н	A 0.4 A 0.4	A00 A40	A45 A0	47.40	d	(D7-D0)		
Configuration Register		A31-A24	A23-A16	A15-A8	A7-A0	dummy			
Read Volatile	0511	A31-A24	A23-A16	A15-A8	A7 A0	dumm	(D7 D0)		
Configuration Register	85H	A31-A24	A23-A10	A 15-A8	A7-A0	dummy	(D7-D0)		

Table 15. Commands (QPI, 3- or 4-Byte Addr. Mode)

Byte 1								
Dyte i	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9
(0,1)	(2,3)	(4,5)	(6,7)	(8,9)	(10,11)	(12,13)	(14,15)	(16,17)
06H								
04H								
05H	(S7~S0)	(cont.)						
35H	(S15-S8)	(cont.)						
15H	(S23~S16)	(cont.)						
70H	FS7~FS0	(cont.)						
01H	S7-S0							
01h	S7-S0	S15-S8						
31H	S15-S8							
11H	S23-S16							
C8H	(EA7-EA0)							
C5H	EA7-EA0							
50H								
30H								
60H/C7H								
В7Н								
E9H								
90H	dummy	dummy	00H	(M7-M0)	(ID7-ID0)	(cont.)		
9FH	(M7-M0)	(JDID15- JDID8)	(JDID7- JDID0)	(cont.)				
66H		_			_			
99H								
75H								
	(0,1) 06H 04H 05H 35H 15H 70H 01H 01h 31H 11H C8H C5H 50H 30H 60H/C7H B7H E9H 99H	(0,1) (2,3) 06H 04H 05H (S7~S0) 35H (S15-S8) 15H (S23~S16) 70H FS7~FS0 01H S7-S0 31H S15-S8 11H S23-S16 C8H (EA7-EA0) C5H EA7-EA0 50H 30H 60H/C7H B7H E9H 90H dummy 9FH (M7-M0) 66H 99H	(0,1) (2,3) (4,5) 06H 04H 05H (57~S0) (cont.) 35H (S15-S8) (cont.) 15H (S23~S16) (cont.) 70H FS7~FS0 (cont.) 01H S7-S0 S15-S8 31H S15-S8 31H 11H S23-S16 C C8H (EA7-EA0) C 50H 30H C 60H/C7H B7H C B7H (JDID15-JDID8) 66H 99H (M7-M0)	(0,1) (2,3) (4,5) (6,7) 06H 04H 05H (S7~S0) (cont.) 35H (S15-S8) (cont.) 15H (S23~S16) (cont.) 70H FS7~FS0 (cont.) 01H S7-S0 S15-S8 31H S15-S8 11H S23-S16 11H S23-S16	(0,1) (2,3) (4,5) (6,7) (8,9) 06H 04H 05H (S7~S0) (cont.) 35H (S15-S8) (cont.) 15H (S23~S16) (cont.) 70H FS7~FS0 (cont.) 01h S7-S0 S15-S8 31H S15-S8 11H S23-S16 C8H (EA7-EA0) C5H EA7-EA0 50H 30H 60H/C7H B7H E9H 90H dummy dummy 00H (M7-M0) 9FH (M7-M0) (JDID15- JDID7) JDID8) 66H 99H	(0,1) (2,3) (4,5) (6,7) (8,9) (10,11) 06H 04H 05H (S7~S0) (cont.) 35H (S15-S8) (cont.) 15H (S23~S16) (cont.) 70H FS7~FS0 (cont.) 01H S7-S0 01h S7-S0 S15-S8 31H S15-S8 11H S23-S16 C8H (EA7-EA0) C5H EA7-EA0 50H 30H 60H/C7H B7H E9H 90H dummy dummy 00H (M7-M0) (ID7-ID0) 9FH (M7-M0) (JDID15- JDID8) JDID0) (cont.)	(0,1) (2,3) (4,5) (6,7) (8,9) (10,11) (12,13) 06H 04H 05H (S7~S0) (cont.) 35H (S15-S8) (cont.) 15H (S23~S16) (cont.) 01h S7-S0 S15-S8 31H S15-S8 11H S23-S16 C8H (EA7-EA0) C5H EA7-EA0 50H 30H 60H/C7H B7H E9H 90H dummy dummy 00H (M7-M0) (ID7-ID0) (cont.) 9FH (M7-M0) (JDID15- JDID0) 66H 99H	(0,1) (2,3) (4,5) (6,7) (8,9) (10,11) (12,13) (14,15) 06H 04H 05H (S7-S0) (cont.) 35H (S15-S8) (cont.) 15H (S23-S16) (cont.) 01H S7-S0 S15-S8 31H S15-S8 11H S23-S16 C8H (EA7-EA0) C5H EA7-EA0 50H 30H 60H/C7H B7H E9H 90H dummy dummy 00H (M7-M0) (ID7-ID0) (cont.) 9FH (M7-M0) (JDID15- JDID0) 66H 99H



GD55B02GF

Program/Erase Resume	7AH								
Deep Power-Down	В9Н								
Release From Deep	4511								
Power-Down	ABH								
Release From Deep									
Power-Down, And Read	ABH	dummy	dummy	dummy	(ID7-ID0)	(cont.)			
Device ID									
Read Serial Flash	5AH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)		
Discoverable Parameter	ЭАП	A23-A10	A15-A6	A7-A0	duffilliy	(07-00)	(cont.)		
Fast Read Quad Output	ECH	A31-A24	A23-A16	A15-A8	A7-A0	M7-M0	dummy	(D7-D0)	
with 4-Byte Address	LOIT	A31-A24	A23-A10	A13-A0	A7-A0	IVI7 -IVIO	dullilly	(07-00)	
Page Program with 4-	12H	A31-A24	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte		
Byte Address	ΙΖП	A31-A24	A23-A10	A 15-A6	A7-A0	D7-D0	Next byte		
Sector Erase with 4-Byte	21H	A31-A24	A23-A16	A15-A8	A7-A0				
Address	21H	A31-A24	7120-7110	7110-710	A1-A0				
Block Erase (32K) with 4-	5CH	A31-A24	A23-A16	A15-A8	A7-A0				
Byte Address	эсн	A31-A24	A23-A16	A 15-A8	A7-A0				
Block Erase (64K) with 4-	DCH	A31-A24	A23-A16	A15-A8	A7-A0				
Byte Address	DCIT	A31-A24	A23-A10	A13-A0	A7-A0				
Set Read Parameters	C0H	P7-P0							
Disable QPI	FFH								
Read VL Register	E0H	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)	
Write VL Register	E1H	A31-A24	A23-A16	A15-A8	A7-A0	D7-D0			
Read NL Register	E2H	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)	
NL bit Program	E3H	A31-A24	A23-A16	A15-A8	A7-A0				
All NL bit Erase	E4H								
Global Block Lock	7EH								
Global Block Unlock	98H								

Table 16. Commands (QPI, 3-Byte Addr. Mode)

				• •	•	•			
Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9
Clock Number	(0,1)	(2,3)	(4,5)	(6,7)	(8,9)	(10,11)	(12,13)	(14,15)	(16,17)
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)		
Quad I/O Fast Read	EBH	A23-A16	A15-A8	A7-A0	M7-M0	dummy	(D7-D0)		
Page Program	02H	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte			
Sector Erase	20H	A23-A16	A15-A8	A7-A0					
Block Erase (32K)	52H	A23-A16	A15-A8	A7-A0					
Block Erase (64K)	D8H	A23-A16	A15-A8	A7-A0					
Burst Read with Wrap	0CH	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)		
Write Nonvolatile	B1H	A23-A16	A15-A8	A7-A0	(D7 D0)				
Configuration Register	БІП	A23-A10	A 10-Ao	A1-A0	(D7-D0)				



GD55B02GF

Write Volatile	0411	A22 A46	A45 A0	A7-A0	(D7-D0)				
Configuration Register	81H	A23-A16	A15-A8	A7-A0	(07-00)				
Read Nonvolatile	В5Н	A23-A16	A15-A8	47.40	dummy	dummu	d	dummy	(D7-D0)
Configuration Register		A23-A10	A 15-Ao	A7-A0	dummy	dummy	dummy		(07-00)
Read Volatile	85H	A23-A16	A15-A8	A7-A0	dummy	dummy	dummy	dummy	(D7-D0)
Configuration Register	00П	A23-A10	A 10-Ao	AI-AU	dummy	dummy	dummy	dummy	(07-00)

Table 17. Commands (QPI, 4-Byte Addr. Mode)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9	Byte 10
Clock Number	(0,1)	(2,3)	(4,5)	(6,7)	(8,9)	(10,11)	(12,13)	(14,15)	(16,17)	(18,19)
Fast Read	0BH	A31-A24	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)		
Quad I/O Fast Read	EBH	A31-A24	A23-A16	A15-A8	A7-A0	M7-M0	dummy	(D7-D0)		
Page Program	02H	A31-A24	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte			
Sector Erase	20H	A31-A24	A23-A16	A15-A8	A7-A0					
Block Erase (32K)	52H	A31-A24	A23-A16	A15-A8	A7-A0					
Block Erase (64K)	D8H	A31-A24	A23-A16	A15-A8	A7-A0					
Burst Read with Wrap	0CH	A31-A24	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)		
Write Nonvolatile Configuration Register	В1Н	A31-A24	A23-A16	A15-A8	A7-A0	(D7-D0)				
Write Volatile	81H	A21 A24	A23-A16	A15 A0	A7-A0	(D7-D0)				
Configuration Register	оіп	A31-A24	A23-A10	A 13-A0	A7-A0	(00-10)				
Read Nonvolatile	B5H	A21 A21	A23-A16	A15 A0	A7-A0	dummy	dummy	dummy	dummy	(D7 D0)
Configuration Register	БЭП АЗ 1-А24	A23-A10	A13-A0	A1-A0	dummy	dummy	dummy	dummy	(D7-D0)	
Read Volatile Configuration Register	85H	A31-A24	A23-A16	A15-A8	A7-A0	dummy	dummy	dummy	dummy	(D7-D0)

Notes:

1. Dummy bits and Wrap Bits

100 = (x, x, x, x, x, x, W4, x)

IO1 = (x, x, x, x, x, x, W5, x)

102 = (x, x, x, x, x, x, W6, x)

IO3 = (x, x, x, x, x, x, x, x)

2. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

3. Quad Output Data

IO0 = (D4, D0, ...)

IO1 = (D5, D1, ...)

IO2 = (D6, D2, ...)

IO3 = (D7, D3, ...)

4. Dual Input 4-Byte Address

IO0 = A30, A28, A26, A24, A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0



GD55B02GF

IO1 = A31, A29, A27, A25, A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1

5. Dual Input Mode bit

100 = M6, M4, M2, M0

IO1 = M7, M5, M3, M1

6. Quad Input 4-Byte Address

IO0 = A28, A24, A20, A16, A12, A8, A4, A0

IO1 = A29, A25, A21, A17, A13, A9, A5, A1

IO2 = A30, A26, A22, A18, A14, A10, A6, A2

IO3 = A31, A27, A23, A19, A15, A11, A7, A3

7. Quad Input Mode bit

IO0 = M4, M0

IO1 = M5, M1

102 = M6, M2

103 = M7, M3

8. Quad Output Data

IO0 = D4, D0, ...

IO1 = D5, D1, ...

IO2 = D6, D2, ...

IO3 = D7, D3, ...

9. Dual Input Address

IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0

IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1

10. Quad Input Address

IO0 = A20, A16, A12, A8, A4, A0

IO1 = A21, A17, A13, A9, A5, A1

IO2 = A22, A18, A14, A10, A6, A2

IO3 = A23, A19, A15, A11, A7, A3

11. Security Registers Address

Security Register1: A23-A16=00H, A15-A12=1H, A11--A0= Byte Address;

Security Register2: A23-A16=00H, A15-A12=2H, A11- A0= Byte Address;

Security Register3: A23-A16=00H, A15-A12=3H, A11- A0= Byte Address;

12. QPI Command, Address, Data input/output format:

CLK #0 1 2 3 4 5 6 7 8 9 10 11

IO0= C4, C0, A20, A16, A12, A8, A4, A0, D4, D0, D4, D0,

IO1= C5, C1, A21, A17, A13, A9, A5, A1, D5, D1, D5, D1

IO2= C6, C2, A22, A18, A14, A10, A6, A2, D6, D2, D6, D2

IO3= C7, C3, A23, A19, A15, A11, A7, A3, D7, D3, D7, D3

Table of ID Definitions

GD55B02GF

Operation Code	MID7-MID0	ID15-ID8	ID7-ID0
9FH	C8	40	1C
90H	C8		1B
ABH			1B

8.1 Enable 4-Byte Mode (B7H)

The Enable 4-Byte Mode command enables accessing the address length of 32-bit for the memory area of the higher density (larger than 128Mb). After sending the Enable 4-Byte Mode command, the ADS bit (S8) will be set to 1 to indicate the 4-Byte address mode has been enabled. Once the 4-Byte address mode is enabled, the address length becomes 32-bit.

Figure 6 Enable 4-Byte Mode Sequence Diagram (SPI)





Figure 7 Enable 4-Byte Mode Sequence Diagram (QPI)



8.2 Disable 4-Byte Mode (E9H)

The Disable 4-Byte Mode command is executed to exit the 4-Byte address mode and enter the 3-Byte address mode. After sending the Disable 4-Byte Mode command, the ADS bit (S8) will be clear to be 0 to indicate the 4-Byte address mode has been disabled, and then the address length will return to 24-bit.

Figure 8 Disable 4-Byte Mode Sequence Diagram (SPI)





Figure 9 Disable 4-Byte Mode Sequence Diagram (QPI)



8.3 Clear Flag Status Register (30H)

The Clear Status Register Flags command resets bit FS0 (Erase Error bit) and FS1 (Program Error bit) in status register. It is not necessary to set the WEL bit before the Clear Status Register command is executed. The Clear Flag Status Register command will not be accepted when the device remains busy with WIP set to 1. The WEL bit will be unchanged after this command is executed.

Figure 10. Clear Status Register Flags Diagram (SPI)





Figure 11. Clear Status Register Flags Diagram (QPI)



8.4 Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), Write Extended Address Register (WEAR), Write Nonvolatile/Volatile configure register and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

Figure 12 Write Enable Sequence Diagram (SPI)





Figure 13 Write Enable Sequence Diagram (QPI)



GD55B02GF

8.5 Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low →Sending the Write Disable command →CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Write Extended Address Register (WEAR), Write Nonvolatile/Volatile configure register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.

Figure 14 Write Disable Sequence Diagram (SPI)






Figure 15 Write Disable Sequence Diagram (QPI)



8.6 Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command, and any other commands cannot be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.

Figure 16 Write Enable for Volatile Status Register Sequence Diagram (SPI)



CS#

O 1

SCLK

Command

50H

Figure 17 Write Enable for Volatile Status Register Sequence Diagram (QPI)

8.7 Write Status Register (WRSR) (01H/31H/11H)

IO[3:0]

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S15, S10, S9, S8, S1 and S0 of the Status Register. For command code of "01H" / "31H" / "11H", the Status Register bits S7~S0 / S15~S8 / S23~S16 would be written. CS# must be driven high after the eighth bit of the data byte has been latched in. Otherwise, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tw) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.

The Write Status Register-1 (01h) command also can write Status Register-1&2. To complete the Write Status Register-1&2 command, the CS# pin must be driven high after the sixteenth bit of data byte is clocked in. If CS# is driven high after the eighth bit of data byte is clocked in, the Write Status Register-1 (01h) instruction will only program the Status Register-1, and the Status Register-2 will not be affected.




Figure 18 Write Status Register Sequence Diagram (SPI)






Figure 20. Write Status Register-1&2 Sequence Diagram (SPI)





Figure 21. Write Status Register-1&2 Sequence Diagram (QPI)



8.8 Write Extended Address Register (C5H)

The Extended Address Register is a volatile register that stores the 4th Byte address (A31-A24) when the device is operating in the 3-Byte Address Mode (ADS=0). To write the Extended Address Register bits, a Write Enable (06h) instruction must previously have been executed for the device to accept the Write Extended Address Register instruction (Status Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving CS# low, sending the instruction code "C5H", and then writing the Extended Address Register data Byte.

Upon power up or the execution of a Software/Hardware Reset, the Extended Address Register bit values will be cleared to 0.

The Extended Address Bit is only effective when the device is in the 3-Byte Address Mode. When the device operates in the 4-Byte Address Mode (ADS=1), any command with address input of A31-A24 will replace the Extended Address Register values. It is recommended to check and update the Extended Address Register if necessary when the device is switched from 4-Byte to 3-Byte Address Mode.

SO

CS#

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

SCLK

Command

Register In

SI


C5H

7 6 5 4 3 2 1 0

Figure 22 Write Extended Address Register Sequence Diagram (SPI)



MSB



8.9 Write Nonvolatile/Volatile Configuration Register (B1H/81H)

High-Z

The Write Nonvolatile/Volatile Configuration Register command allows new values to be written to the Nonvolatile/Volatile Configuration Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL). CS# must be driven high after the data Byte has been latched in. If not, the Write Configuration Register command is not executed. As soon as CS# is driven high, the self-timed Write Configuration Register cycle (whose duration is tW for B1H) is initiated. The Write In Progress (WIP) bit is 1 during the self-timed Write Configuration Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

CS#

O 1 2 3 4 5 6 7 8 9 28 29 30 31 32 33 34 35 36 37 38 39

SCLK

Command

24-bit address

Configuration register in

B1H/81H

C332221

C3221


C322


MSB

Figure 24 Write Nonvolatile/Volatile Configuration Register Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

MSB





GD55B02GF


Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.


8.10 Read Status Register (05H/35H/15H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code of "05H" / "35H" / "15H", the SO will output Status Register bits S7~S0 / S15-S8 / S23-S16.

CS# 10 11 12 13 14 15 16 17 18 19 20 21 22 23 **SCLK** Command 05H/35H/15H SI Status Register 1/2/3 Status Register 1/2/3 High-Z (3X2X1) (7)(6×5×4×3×2) SO (4) **MSB MSB**

Figure 26 Read Status Register Sequence Diagram (SPI)





8.11 Read Flag Status Register (70H)

The Read Flag Status Register command is for reading the Flag Status Register. The Flag Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is also possible to read the Flag Status Register continuously.

Figure 28 Read Flag Status Register Sequence Diagram (SPI)






Figure 29 Read Flag Status Register Sequence Diagram (QPI)



8.12 Read Nonvolatile/Volatile Configuration Register (B5H/85H)


The Read Nonvolatile/Volatile Configuration Register command is for reading the Nonvolatile/Volatile Configuration Registers. It is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the Configuration Register, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_C , on the falling edge of SCLK. Read Nonvolatile/Volatile Configuration Register command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 30 Read Configuration Registers Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 31 Read Configuration Registers Sequence (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

GD55B02GF

8.13 Read Extended Address Register (C8H)

The Read Extended Address Register instruction is entered by driving CS# low and shifting the instruction code "C8H" into the SI pin on the rising edge of SCLK. The Extended Address Register bits are then shifted out on the SO pin at the falling edge of SCLK with most significant bit (MSB) first.

Figure 32 Read Extended Address Register Sequence Diagram (SPI)

When the device is in the 4-Byte Address Mode, the value of the address bits is ignored.





Figure 33 Read Extended Address Register Sequence Diagram (QPI)



8.14 Read Data Bytes (03H/13H)

The Read Data Bytes (READ) command is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fR, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

CS# 28 29 30 31 32 33 34 35 36 37 38 39 8 9 **SCLK** 24-bit address Command 03H Data Out1 Data Out2 **MSB** High-Z (5X4X3X2) SO MSB

Figure 34 Read Data Bytes Sequence Diagram

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

GD55B02GF

8.15 Read Data Bytes at Higher Speed (0BH/0CH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and dummy clocks, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_C, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.

CS# 28 29 30 31 **SCLK** Command 24-bit address SI 0BH High-Z SO CS# 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 **SCLK** Dummy Byte SI 0 Data Out1 SO

Figure 35 Read Data Bytes at Higher Speed Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 36 Read Data Bytes at Higher Speed Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.16 Dual Output Fast Read (3BH/3CH)

The Dual Output Fast Read command is followed by 3/4-Byte address and a dummy Byte, and each bit being latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO.

The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 37. Dual Output Fast Read Sequence Diagram

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

8.17 Quad Output Fast Read (6BH/6CH)

The Quad Output Fast Read command is followed by 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and dummy clocks, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 38 Quad Output Fast Read Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.


8.18 Dual I/O Fast Read (BBH/BCH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3/4-Byte address and a "Continuous Read Mode" Byte 2-bit per clock by SI and SO, and each bit being latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.

Dual I/O Fast Read with "Continuous Read Mode"


The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3- or 4-Byte address (A23-A0 or A31-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH/BCH command code. If the "Continuous Read Mode" bits (M5-4) do not equal (1, 0), the next command requires the command code, thus returning to normal operation. A Reset command can be also used to reset (M7-0) before issuing normal command.

Figure 39 Dual I/O Fast Read Sequence Diagram ((M5-4) ≠ (1, 0))



Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

Figure 40 Dual I/O Fast Read Sequence Diagram ((M5-4) = (1, 0))



Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

GD55B02GF

8.19 Quad I/O Fast Read (EBH/ECH)

The Quad I/O Fast Read command is similar to the Quad Output Fast Read command but with the capability to input the 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and a "Continuous Read Mode" Byte and dummy clocks. 4-bit per clock is transferred by IO0, IO1, IO2, IO3, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.

Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0) or 4-Byte address (A31-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH/ECH command code. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the command code, thus returning to normal operation. A Reset command can be also used to reset (M7-0) before issuing normal command.




Figure 41 Quad I/O Fast Read Sequence Diagram (SPI, M5-4≠ (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 42 Quad I/O Fast Read Sequence Diagram (QPI, M5-4≠ (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

CS# 0 5 6 7 8 11 12 13 SCLK Byte 2 Byte 1-IO[3:0] Addr. M7-4 M3-0 Data out Data out

Figure 43 Quad I/O Fast Read Sequence Diagram (M5-4= (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Quad I/O Fast Read with "8/16/32/64-Byte Wrap Around"

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing Wrap configuration register Byte prior to EBH/ECH. The data being accessed can be limited to either a 8/16/32/64-Byte section of a 256-Byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-Byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-Byte) of data without issuing multiple read commands.

8.20 Burst Read with Wrap (0CH)

The "Burst Read with Wrap (0CH)" command provides an alternative way to perform the read operation with "Wrap Around" in QPI mode. This command is similar to the "Fast Read (0BH)" command in QPI mode, except the addressing of the read operation will "Wrap Around" to the beginning boundary of the "Wrap Around" once the ending boundary is reached. The "Wrap Length" and the number of dummy clocks can be configured by the "Set Read Parameters (C0H)" command.

CS# 2 7 0 3 4 5 6 8 11 12 13 **SCLK** Command→ Address dummv* Byte Byte 2 Addr. IO[3:0] 0CH Addr. Addr. Addr. ⟨Addr. Addr Data out Data out *"Set Read Parameters" Command (C0H) can set the number of dummy clocks

Figure 44. Burst Read with Wrap Sequence Diagram

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.21 Set Burst with Wrap (77H)

The Set Burst with Wrap command is used in conjunction with "Quad I/O Fast Read" command to access a fixed length of 8/16/32/64-byte section within a 256-byte page, in standard SPI mode.

The Set Burst with Wrap command sequence: CS# goes low \rightarrow Send Set Burst with Wrap command \rightarrow Send 24 dummy bits \rightarrow Send 8 bits "Wrap bits" \rightarrow CS# goes high.

W6,W5	W4	l=0	W4=1 (default)
	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0, 0	Yes	8-byte	No	N/A
0, 1	Yes	16-byte	No	N/A



Uniform Sector Dual and Quad Serial Flash

GD55B02GF

1, 0	Yes	32-byte	No	N/A
1, 1	Yes	64-byte	No	N/A

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following "Quad I/O Fast Read" command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.

Figure 45. Set Burst with Wrap Sequence Diagram

8.22 Set Read Parameters (C0H)

In QPI mode the "Set Read Parameters (C0H)" command can be used to configure the number of dummy clocks for "Fast Read (0BH)", "Quad I/O Fast Read (EBH)" and "Burst Read with Wrap (0CH)" command, and to configure the number of bytes of "Wrap Length" for the "Burst Read with Wrap (0CH)" command. The "Wrap Length" is set by W5-6 bit in the "Set Burst with Wrap (77H)" command. This wrap setting will remain unchanged when the device is switched from Standard SPI mode to QPI mode.

P5-P4	Dummy Clocks	Maximum Read Freq.	P1-P0	Wrap Length
0 0	4	80MHz	0 0	8-byte
0 1	6	108MHz	0 1	16-byte
1 0	8	133MHz	1 0	32-byte
1 1	8	133MHz	1 1	64-byte

GD55B02GF




Figure 46. Set Read Parameters command Sequence Diagram

8.23 Page Program (PP) (02H/12H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three or four address Bytes and at least one data Byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low → sending Page Program command → 3-Byte address or 4-Byte address on SI → at least 1 Byte data on SI → CS# goes high. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tpp) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 47 Page Program Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 48 Page Program Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.24 Quad Page Program (32H/34H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H/34H), three or four address Bytes and at least one data Byte on IO pins.

If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is tpp) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 49 Quad Page Program Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 50 Quad Page Program Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.25 Sector Erase (SE) (20H/21H)

The Sector Erase (SE) command is erased the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3- Byte address or 4-Byte address on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence. The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in;

Uniform Sector Dual and Quad Serial Flash

GD55B02GF

otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is tsE) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.

CS#

0 1 2 3 4 5 6 7 8 9 29 30 31

SCLK

Command
Command

Figure 51 Sector Erase Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.





Figure 52 Sector Erase Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.26 32KB Block Erase (BE32) (52H/5CH)


The 32KB Block Erase command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and 3-Byte address or 4-Byte address on SI. Any address inside the block is a valid address for the 32KB Block Erase command. CS# must be driven low for the entire duration of the sequence. The 32KB Block Erase command sequence: CS# goes low → sending 32KB Block Erase command → 3-Byte address or 4-Byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 32KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE1}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.

Figure 53 32KB Block Erase Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 54 32KB Block Erase Sequence Diagram (QPI)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.27 64KB Block Erase (BE64) (D8H/DCH)

The 64KB Block Erase command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase command is entered by driving CS# low, followed by the command code, and 3-Byte address or 4-Byte address on SI. Any address inside the block is a valid address for the 64KB Block Erase command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 64KB Block Erase command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 64KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE2}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.

Figure 55 64KB Block Erase Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

CS# 0 2 7 3 4 5 6 **SCLK** . **←**Command**→** Address IO[3:0] D8H Addr.XAddr. Addr.XAddr. Addr. Addr

Figure 56 64KB Block Erase Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.28 Chip Erase (CE) (60H/C7H)

The Chip Erase (CE) command is erased the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence. The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP2, BP1, and BP0) bits are 0 The Chip Erase (CE) command is ignored if one or more sectors are protected.

Figure 57 Chip Erase Sequence Diagram (SPI)






Figure 58 Chip Erase Sequence Diagram (QPI)



8.29 Enable QPI (38H)

The device support both Standard/Quad SPI and QPI mode. The "Enable QPI (38H)" command can switch the device from SPI mode to QPI mode. In order to switch the device to QPI mode, "Enable QPI (38H)" command must be issued. When the device is switched from SPI mode to QPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.


Figure 59 Enable QPI mode command Sequence Diagram



8.30 Disable QPI (FFH)

To exit the QPI mode and return to Standard/Quad SPI mode, the "Disable QPI (FFH)" command must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

Figure 60 Disable QPI mode command Sequence Diagram




8.31 Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down (ABH) or Enable Reset (66H) and Reset (99H) commands. These commands can release the device from this mode. The Release from Deep Power-Down command releases the device from deep power down mode.

The Deep Power-Down Mode automatically stops at Power-Down, and the device is in the Standby Mode after Power-Up. The Deep Power-Down command sequence: CS# goes low \rightarrow sending Deep Power-Down command \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is reduced to t_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 61 Deep Power-Down Sequence Diagram (SPI)



GD55B02GF

CS#

O 1

Top

SCLK

Deep Power-down mode

Figure 62 Deep Power-Down Sequence Diagram (QPI)

8.32 Release from Deep Power-Down (ABH)

В9Н

IO[3:0]

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used to release the device from the Power-Down state, the command is the same as previously described, After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

CS#

0 1 2 3 4 5 6 7

SCLK

Command

Deep Power-down mode

Stand-by mode

Figure 63 Release Power-Down Sequence Diagram (SPI)







Figure 65. Release Power-Down/Read Device ID Sequence Diagram (SPI)



CS#

O 1 2 7 8 9

SCLK

SCLK

Dummy

Deep Power-down mode

Stand-by mode

IO[3:0]

JOEP Power-down mode

Stand-by mode

Figure 66. Release Power-Down/Read Device ID Sequence Diagram (QPI)

8.33 Read Unique ID (4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low \rightarrow sending Read Unique ID command \rightarrow 3-Byte (0000000H) or 4-Byte (00000000H) Address \rightarrow 1 Byte Dummy \rightarrow 128bit Unique ID Out \rightarrow CS# goes high.




Figure 67 Read Unique ID Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.34 Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first.





Figure 68. Read Manufacture ID/ Device ID Sequence Diagram (SPI)

Figure 69. Read Manufacture ID/ Device ID Sequence Diagram (QPI)



8.35 Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by three Bytes of device identification. The device identification indicates the memory type in the first Byte, and the memory capacity of the device in the second Byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.





Figure 70 Read Identification ID Sequence Diagram (SPI)

Figure 71 Read Identification ID Sequence Diagram (QPI)



8.36 Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H, 31H, 11H, B1H) and Erase/Program Security Registers command (44H, 42H) and Erase commands (20H, 21H, 52H, 5CH, D8H, DCH, 60H/C7H) and Page Program command (02H, 12H, 32H, 34H) and 50H, E1H, E3H, E4H, 7EH, 98H are not allowed during Program suspend. The Write Status Register command (01H, 31H, 11H, B1H) and Erase Security Registers command (44H) and Erase commands (20H, 21H, 52H, 5CH, D8H, DCH, 60H/C7H) and 50H, E1H, E3H, E4H, 7EH, 98H are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS1/SUS2 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS1/SUS2 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tsus" and the SUS1/SUS2 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state.

Figure 72 Program/Erase Suspend Sequence Diagram (SPI)





Figure 73 Program/Erase Suspend Sequence Diagram (QPI)



8.37 Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS2/SUS1 bit equal to 1 and the WIP bit equal to 0. After issued the SUS2/SUS1 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active.

Figure 74 Program/Erase Resume Sequence Diagram





Figure 75 Program/Erase Resume Sequence Diagram (QPI)



8.38 Erase Security Registers (44H)

The GD55B02GF provides 4K-Byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command → CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is tse) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit in the Status Register can be used to OTP protect the security registers. Once the bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-16	A15-12	A11-0
Security Register #1	00H	0001	Don't care
Security Register #2	00H	0010	Don't care
Security Register #3	00H	0011	Don't care

CS# 29 30 31 SCLK Command 24 Bits Address SI 44H **MSB**

Figure 76 Erase Security Registers command Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.39 Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. The security register contains 16 pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address Bytes and at least one data Byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.



Uniform Sector Dual and Quad Serial Flash

GD55B02GF

Address	A23-16	A15-12	A11-8	A7-0
Security Register #1	00H	0001	Page Address	Byte Address
Security Register #2	00H	0010	Page Address	Byte Address
Security Register #3	00H	0011	Page Address	Byte Address

CS#

O 1 2 3 4 5 6 7 8 9 10 28 29 30 31 32 33 34 35 36 37 38 39

SCLK

Command

Comm

Figure 77 Program Security Registers command Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.40 Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-Byte or 4-Byte address (A23-A0 or A31-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fc, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. Once the A11-A0 address reaches the last Byte of the register (Byte FFFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-8	A7-0
Security Register #1	00H	0001	Page Address	Byte Address
Security Register #2	00H	0010	Page Address	Byte Address
Security Register #3	00H	0011	Page Address	Byte Address

Figure 78 Read Security Registers command Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.41 Global Block/Sector Lock (7EH) or Unlock (98H)

All Block/Sector Lock bits can be set to 1 by the Global Block/Sector Lock command, or can set to 0 by the Global Block/Sector Unlock command.

The Global Block/Sector Lock command (7EH) sequence: CS# goes low →SI: Sending Global Block/Sector Lock command → CS# goes high.

The Global Block/Sector Unlock command (98H) sequence: CS# goes low →SI: Sending Global Block/Sector Unlock command → CS# goes high.




Figure 79 Global Block/Sector Lock Sequence Diagram (SPI)

Figure 80 Global Block/Sector Lock Sequence Diagram (QPI)




Figure 81 Global Block/Sector Unlock Sequence Diagram (SPI)





Figure 82 Global Block/Sector Unlock Sequence Diagram (QPI)




8.42 Set Nonvolatile Lock Register (E3H)


Before the Set NL Register and Clear All NL Registers commands are accepted besides the WEL bit= 1 requirement. The Set NL Register command sets the non-volatile NL Register block protection to 'FFH' of the target address within the range of either a sector or a block. When NL Register is '00H' (default), the corresponding sector or block is unprotected or unlocked state; and it can be set to 'FFH' to lock (protect) so the corresponding memory sector or block are protected against program or erase. Please check the NL Registers section for more information on the NL Registers mapping across the full memory.


A Write Enable (WREN) command must be executed prior to initiating the Set NL Register command. The Set NL Register command is initiated by driving CS# low followed by latching in command opcode E3H and the 32-Bit Address on every rising edge of SCLK. For SPI sequence, CS# must be driven high after the least significant address bit input's SCLK (least significant address nibble input's SCLK for QPI), otherwise the Set NL Register command is not executed. As soon as CS# is driven high, the self-timed NL Register setting cycle (whose duration is tNLP) is initiated. The Write In Progress (WIP) bit is 1 during the self-timed NL Register setting cycle, and transition to 0 upon completion. When the cycle is completed, the Write Enable Latch (WEL) is reset. The NL Register corresponding to the input address used in the Set NL Register command sequence is also set to 'FFH' (protected).

Figure 83 Set NL Register Sequence Diagram (SPI)



Note: The Program NL Register command uses only 32-bit address input in either 3-Byte or 4-Byte Address mode.





Note: The Set NL Register command uses only 32-bit address input in either 3-Byte or 4-Byte Address mode.

8.43 Clear All Nonvolatile Lock Registers (E4H)

The Clear All NL Registers command clears the whole non-volatile NL Register to '00H' that unlocks all the sector/block protection. When a NL Register is 'FFH', the corresponding sector or block is protected or locked state; Each NL Register is set to 'FFH' individually, however they can only be cleared as a group (all NL Registers) that can unlock (unprotect) the full memory opening the memory for either program or erase operation.

A Write Enable (WREN) command must be executed prior to initiating the Clear All NL Registers command. The Clear All NL Registers command is initiated by driving CS# low followed by latching in command opcode E4H on every rising edge of SCLK. For SPI, CS# must be driven high after the 8th SCLK (after 2nd CLK for QPI), otherwise the Clear All NL Registers command is not executed. As soon as CS# is driven high, the self-timed NL Registers clearing cycle (whose duration is tCNLR) is initiated. The Write In Progress (WIP) bit is 1 during the self-timed NL Registers clearing cycle, and transition to 0 upon completion. When the cycle is completed, the Write Enable Latch (WEL) is reset. All the NL Registers are cleared to '00H' (unprotected) after Clear All NL Registers completion.

Figure 85 Clear All NL Registers Sequence Diagram (SPI)





Figure 86 Clear All NL Registers Sequence Diagram (QPI)



8.44 Write Volatile Lock Register (E1H)

The Write VL Register command writes to the VL Register either a 'FFH' data to protect or a '00H' data to unprotect a corresponding individual sector or block address. A byte size data input is used to do the write. If any other data other than 00H or FFH (ie. 01H, 02H... FEH) is used in the Write VL Register instruction data input sequence, the instruction is ignored. When a sector or block is protected, the corresponding VL Register is 'FFH' and when a sector or block is unprotected, the

Uniform Sector Dual and Quad Serial Flash

GD55B02GF

corresponding VL Register is '00H'. Please check the VL Register section for more information on the VL Registers mapping across the full memory.

A Write Enable (WREN) command must be first executed before sending the Write VL Register command. Once properly setup, Write VL Register instruction is initiated by driving CS# low followed by sending the command opcode E1H, the 32-Bit Address targeting the sector or block to be protected or unprotected, and the byte of data to be written (either 00H or FFh will only be accepted). The command, address, and data input are latched in on the rising edge of the SCLK. As soon as CS# is driven high, the Write to VL Register cycle is initiated instantaneously (no wait time). When the cycle is completed, the Write Enable Latch (WEL) is reset.




Figure 87 Write VL Register Sequence Diagram (SPI)

Note: The Write VL Register command uses only 32-bit address input in either 3-Byte or 4-Byte Address mode.




Figure 88 Write VL Register Sequence Diagram (QPI)

Note: The Write VL Register command uses only 32-bit address input in either 3-Byte or 4-Byte Address mode.

8.45 Read Nonvolatile Lock Register (E2H) / Read Volatile Lock Register (E0H)

The Read NL Register (E2H)/Read VL Register (E0H) command sequence reads the NL/VL Register data of the corresponding sector or block used in the input address. The input command sequence is as follows: command E2H/E0H opcode and followed by a 4-Byte address (A31-A0). The input sequence uses the rising edge of SCLK to latch-in data. After the last input address SCLK falling edge, the NL/VL Register byte data follows as data output. Read NL Register/VL Register is ignored if executed in the middle of an Erase, Program or Write cycle.

CS#

0 1 2 3 4 5 6 7 8 9 10 36 37 38 39 40 41 42 43 44 45 46 47

SCLK

Command

32-bit address

SI

E2H/E0H

MSB

Data Byte

High-Z

T 6 5 4 3 2 1 0 7

Figure 89 Read NL Register/VL Register Sequence Diagram (SPI)

Note: The Read NL Register (E2H) / VL Register(E0H) command uses only 32-bit address input in either 3-Byte or 4-Byte Address mode.




Figure 90 Read NL Register/VL Register Sequence (QPI)

Note: The Read NL Register(E2H) / VL Register (E0H) command uses only 32-bit address input in either 3-Byte or 4-Byte Address mode.

8.46 Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The "Enable Reset (66H)" and "Reset (99H)" command sequence as follow: CS# goes low \rightarrow Sending Enable Reset command \rightarrow CS# goes high \rightarrow CS# goes low \rightarrow Sending Reset command \rightarrow CS# goes high. Once the Reset command is accepted by the device, the device will take approximately t_{RST} / t_{RST_E} to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the WIP bit and the SUS1/SUS2 bit in Status Register before issuing the Reset command sequence.





Figure 91 Enable Reset and Reset command Sequence Diagram (SPI)

Figure 92 Enable Reset and Reset command Sequence Diagram (QPI)



8.47 Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216B.

Figure 93 Read Serial Flash Discoverable Parameter command Sequence Diagram (SPI)




Figure 94 Read Serial Flash Discoverable Parameter command Sequence Diagram (QPI)




Table 18 Signature and Parameter Identification Data Values (Please contact GigaDevice for details)



9 ELECTRICAL CHARACTERISTICS

9.1 Power-On Timing

VCC(max.)

Chip Selection is not allowed

VCC(min.)

VPWD(max.)

Time

Figure 95. Power-On Timing Sequence Diagram

Table 19. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC (min.) to device operation	1.5		ms
VWI	Write Inhibit Voltage	1.5	2.5	V
VPWD	VCC voltage needed to below VPWD for ensuring initialization will occur		0.5	V
tPWD	The minimum duration for ensuring initialization will occur	300		μs

9.2 Initial Delivery State


The device is delivered with the memory array erased: all bits are set to 1 (each Byte contains FFH). The Status Register contains 00H, except that QE bit (S9) are set to 1.

9.3 Absolute Maximum Ratings

Parameter	Value	Unit
Ambient Operating Temperature (T _A)	emperature (T _A) -40 to 85	
	-40 to 105	
	-40 to 125	
Storage Temperature	-65 to 150	$^{\circ}$
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
VCC	-0.6 to 4.2	V

Figure 96. Input Test Waveform and Measurement Level


Maximum Negative Overshoot Waveform Vss-2.0V -----



9.4 Capacitance Measurement Conditions

Symbol	Parameter	Min	Тур.	Max	Unit	Conditions
CIN/COUT	Input/Output Capacitance	32 p		, L	VIN=0V	
CIN/COUT	(IO pins: IO[3:0])			32	pF	VOUT=0V
CIN	Input Capacitance (except IO pins)			20	pF	VIN=0V
COUT	Output Capacitance (except IO pins)			20	pF	VOUT=0V
CL	Load Capacitance		30		pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VC	C to 0.8VC	CC	V	
	Input Timing Reference Voltage	0.3VCC to 0.7VCC		V		
	Output Timing Reference Voltage		0.5VCC		V	

Figure 97. Absolute Maximum Ratings Diagram





GD55B02GF

9.5 DC Characteristics

 $(T_A = -40^{\circ}C \sim 85^{\circ}C, VCC = 2.7 \sim 3.6V)$

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±8	μΑ
ILO	Output Leakage Current				±8	μΑ
lan	Standby Current	CS#=VCC,		64	240	пΛ
I _{CC1}	Standby Current	VIN=VCC or VSS		04	240	μA
Icc2	Deep Power-Down Current	CS#=VCC,		8	100	^
ICC2	Deep Power-Down Current	VIN=VCC or VSS		0	100	μA
		CLK=0.1VCC / 0.9VCC				
		at 133MHz,		40	60	mA
lana	Operating Current (Read)	Q=Open(x4 I/O)	=Open(x4 I/O)			
Icc3	Operating Current (Read)	CLK=0.1VCC / 0.9VCC				
		at 80MHz,		35	45	mA
		Q=Open(x4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC		20	35	mA
I _{CC5}	Operating Current (WRSR)	CS#=VCC		70	120	mA
Icc6	Operating Current (SE)	CS#=VCC		20	35	mA
Icc7	Operating Current (BE)	CS#=VCC		20	35	mA
Icc8	Operating Current (CE)	CS#=VCC		70	120	mA
VIL	Input Low Voltage		-0.5		0.3VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I _{OL} = 100μA			0.2	V
Vон	Output High Voltage	I _{OH} = -100μA	VCC-0.2			V

- 1. Typical value at $T_A = 25^{\circ}C$, VCC = 3.3V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD55B02GF

(T_A = -40 $^{\circ}$ C ~105 $^{\circ}$ C , VCC=2.7~3.6V)

Symbol	Symbol Parameter Test Condition		Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±8	μΑ
I _{LO}	Output Leakage Current				±8	μA
laa.	Standby Current	CS#=VCC,		64	400	
Icc ₁	Standby Current	VIN=VCC or VSS		04	400	μΑ
lass	Deep Power-Down Current	CS#=VCC,		8	200	
Icc2	Deep Power-Down Current	VIN=VCC or VSS		0	200	μΑ
		CLK=0.1VCC / 0.9VCC				
		at 133MHz,		40	65	mA
lass	Operating Current (Read)	Q=Open(x4 I/O)				
I _{CC3}	Operating Current (read)	CLK=0.1VCC / 0.9VCC				
		at 80MHz,		35	50	mA
		Q=Open(x4 I/O)				
Icc4	Operating Current (PP)	CS#=VCC		20	40	mA
Icc5	Operating Current (WRSR)	CS#=VCC		70	140	mA
Icc6	Operating Current (SE)	CS#=VCC		20	40	mA
Icc7	Operating Current (BE)	CS#=VCC		20	40	mA
Icc8	Operating Current (CE)	CS#=VCC		70	140	mA
VIL	Input Low Voltage		-0.5	-	0.3VCC	V
VIH	Input High Voltage		0.7VCC	-	VCC+0.4	V
Vol	Output Low Voltage	I _{OL} = 100μA			0.2	V
V _{OH}	Output High Voltage	I _{OH} = -100μA	VCC-0.2			V

- 1. Typical value at $T_A = 25^{\circ}\text{C}$, VCC = 3.3V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD55B02GF

(T_A = -40 $^{\circ}$ C ~125 $^{\circ}$ C , VCC=2.7~3.6V)

Symbol	Symbol Parameter Test Condition		Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±8	μA
I _{LO}	Output Leakage Current				±8	μA
laa.	Standby Current	CS#=VCC,		64	800	
Icc ₁	Standby Current	VIN=VCC or VSS		04	800	μΑ
lass	Deep Power-Down Current	CS#=VCC,		8	400	
Icc2	Deep Power-Down Current	VIN=VCC or VSS		0	400	μΑ
		CLK=0.1VCC / 0.9VCC				
		at 133MHz,		40	70	mA
lass	Operating Current (Read)	Q=Open(x4 I/O)				
I _{CC3}	Operating Current (read)	CLK=0.1VCC / 0.9VCC				
		at 80MHz,		35	55	mA
		Q=Open(x4 I/O)				
Icc4	Operating Current (PP)	CS#=VCC		20	45	mA
Icc5	Operating Current (WRSR)	CS#=VCC		70	160	mA
Icc6	Operating Current (SE)	CS#=VCC		20	45	mA
Icc7	Operating Current (BE)	CS#=VCC		20	45	mA
Icc8	Operating Current (CE)	CS#=VCC		70	160	mA
VIL	Input Low Voltage		-0.5		0.3VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I _{OL} = 100μA			0.2	V
V _{OH}	Output High Voltage	I _{OH} = -100μA	VCC-0.2			V

- 1. Typical value at $T_A = 25^{\circ}\text{C}$, VCC = 3.3V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD55B02GF

9.6 AC Characteristics

 $(T_A = -40^{\circ}C \sim 85^{\circ}C, VCC = 2.7 \sim 3.6V)$

Symbol	Parameter	Min.	Тур.	Max.	Unit.
,	Serial Clock Frequency for all instructions except			400	N 41 1
fc1	03H, 13H			133	MHz
f _R	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
tour	Serial Clock High Time	45%			ne
tclh	Serial Clock High Time	(1/fc _{Max})			ns
t _{CLL}	Serial Clock Low Time	45%			ns
toll.	Ochai Glock Low Time	(1/fc _{Max})			113
t _{CLCH}	Serial Clock Rise/Fall Time (Slew Rate)	0.2			V/ns
tchcl	Contract of the contract of th	0.2			77110
tslch	CS# Active Setup Time	4			ns
tcнsн	CS# Active Hold Time	4			ns
tshch	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
t _{SHSL}	CS# High Time (Read)	20			ns
-51102	CS# High Time (Write)	40			ns
tshqz	Output Disable Time			8	ns
t _{CLQX}	Output Hold Time	1.2			ns
t _{DVCH}	Data In Setup Time	2			ns
tchdx	Data In Hold Time	2			ns
tcLQV	Clock Low To Output Valid (loading=30pF)			7	ns
tCLQV	Clock Low To Output Valid (loading=10pF)			6	ns
t_{WHSL}	Write Protect Setup Time Before CS# Low	20			ns
t _{SHWL}	Write Protect Hold Time After CS# High	100			ns
t_{DP}	CS# High To Deep Power-Down Mode			3	μs
t _{RES1}	CS# High To Standby Mode Without Electronic			30	μs
UKES I	Signature Read			30	μο
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS} ⁽⁴⁾	Latency Between Resume And Next Suspend	100			μs
t _{RST}	CS# High To Next Command After Reset (Except			30	μs
utoi	From Erase)			00	μο
tpor -	CS# High To Next Command After Reset (From			25	me
t _{RST_E}	Erase)			20	ms
t _{NLP}	Program Nonvolatile Lock bit time		0.1		ms
t _{NLE}	Erase Nonvolatile Lock array		30	400	ms
	Write Status/Non-Volatile Configuration Register		6	00	
t _W	Cycle Time		2	20	ms
t _{BP}	Byte Program Time		30	50	μs



GD55B02GF

t _{PP}	Page Programming Time	0.18	1.0	ms
t _{SE}	Sector Erase Time	30	400	ms
t _{BE1}	Block Erase Time (32K Bytes)	0.12	1.0	S
t _{BE2}	Block Erase Time (64K Bytes)	0.15	1.5	s
t _{CE}	Chip Erase Time (GD55B02GF)	150	300	s

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Time of CS# High To Next Command After Reset from 01H/31H/11H/B1H command would be t_W + t_{RST}
- 4. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.



GD55B02GF

 $(T_A = -40^{\circ}C \sim 105^{\circ}C, VCC = 2.7 \sim 3.6V)$

Symbol	Parameter	Min.	Тур.	Max.	Unit.
	Serial Clock Frequency for all instructions except			400	
f _{C1}	03H, 13H			133	MHz
f _R	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
4	Savial Clark High Time	45%	45%	no	
tclh	Serial Clock High Time	(1/fc _{Max})			ns
t _{CLL}	Serial Clock Low Time	45%			ns
ICLL	Octial Glock Low Time	(1/fc _{Max})			113
t clch	Serial Clock Rise/Fall Time (Slew Rate)	0.2			V/ns
tchcl	· · ·				.,,,,
tslch	CS# Active Setup Time	4			ns
tcнsн	CS# Active Hold Time	4			ns
tshch	CS# Not Active Setup Time	5			ns
t _{CHSL}	CS# Not Active Hold Time	5			ns
t shsl	CS# High Time (Read)	20			ns
-002	CS# High Time (Write)	40			ns
t _{SHQZ}	Output Disable Time			8	ns
t_{CLQX}	Output Hold Time	1.2			ns
tovch	Data In Setup Time	2			ns
tchdx	Data In Hold Time	2			ns
t	Clock Low To Output Valid (loading=30pF)			7	ns
t _{CLQV}	Clock Low To Output Valid (loading=10pF)			6	ns
twnsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
t _{RES1}	CS# High To Standby Mode Without Electronic			30	μs
TREST	Signature Read			00	μσ
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS} ⁽⁴⁾	Latency Between Resume And Next Suspend	100			μs
t _{RST}	CS# High To Next Command After Reset (Except			30	μs
4731	From Erase)				μο
toor =	CS# High To Next Command After Reset (From			25	me
t _{RST_E}	Erase)			20	ms
t _{NLP}	Program Nonvolatile Lock bit time		0.1		ms
t _{NLE}	Erase Nonvolatile Lock array		30	600	ms
	Write Status/Non-Volatile Configuration Register			00	
tw	Cycle Time		2	30	ms
t _{BP}	Byte Program Time		30	140	μs
t _{PP}	Page Programming Time		0.18	2.0	ms



GD55B02GF

t _{SE}	Sector Erase Time	30	600	ms
t _{BE1}	Block Erase Time (32K Bytes)	0.12	1.5	s
t _{BE2}	Block Erase Time (64K Bytes)	0.15	2.0	s
tce	Chip Erase Time (GD55B02GF)	150	450	s

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Time of CS# High To Next Command After Reset from 01H/31H/11H//B1H command would be t_W + t_{RST}
- 4. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.



GD55B02GF

 $(T_A = -40^{\circ}C \sim 125^{\circ}C, VCC = 2.7 \sim 3.6V)$

Symbol	Parameter	Min.	Тур.	Max.	Unit.
£	Serial Clock Frequency for all instructions except			400	N 41 1-
f _{C1}	03H, 13H			133	MHz
f _R	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
tou	Serial Clock High Time	45%			ne
tclh	Serial Clock Flight Flitte	(1/fc _{Max})			ns
t _{CLL}	Serial Clock Low Time	45%			ns
TOLL	Contai Clock 25W Timo	(1/fc _{Max})			110
tclch	Serial Clock Rise/Fall Time (Slew Rate)	0.2			V/ns
tchcl	` '				.,,,,
tslch	CS# Active Setup Time	4			ns
tcнsн	CS# Active Hold Time	4			ns
tshch	CS# Not Active Setup Time	5			ns
t _{CHSL}	CS# Not Active Hold Time	5			ns
t shsl	CS# High Time (Read)	20			ns
101102	CS# High Time (Write)	40			ns
t _{SHQZ}	Output Disable Time			8	ns
t_{CLQX}	Output Hold Time	1.2			ns
t _{DVCH}	Data In Setup Time	2			ns
tchdx	Data In Hold Time	2			ns
.	Clock Low To Output Valid (loading=30pF)			7	ns
t _{CLQV}	Clock Low To Output Valid (loading=10pF)			6	ns
twnsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
t _{RES1}	CS# High To Standby Mode Without Electronic			30	μs
TKES1	Signature Read			30	μο
tsus	CS# High To Next Command After Suspend			20	μs
$t_{RS}^{(4)}$	Latency Between Resume And Next Suspend	100			μs
t _{RST}	CS# High To Next Command After Reset (Except			30	μs
uk51	From Erase)			30	μο
t-	CS# High To Next Command After Reset (From			25	
t _{RST_E}	Erase)			25	ms
t _{NLP}	Program Nonvolatile Lock bit time		0.1		ms
t _{NLE}	Erase Nonvolatile Lock array		30	800	ms
	Write Status/Non-Volatile Configuration Register		_		
tw	Cycle Time		2	40	ms
t _{BP}	Byte Program Time		30	140	μs
t _{PP}	Page Programming Time		0.18	2.0	ms



GD55B02GF

t _{SE}	Sector Erase Time	30	800	ms
t _{BE1}	Block Erase Time (32K Bytes)	0.12	1.5	s
t _{BE2}	Block Erase Time (64K Bytes)	0.15	2.0	s
tce	Chip Erase Time (GD55B02GF)	150	500	s

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Time of CS# High To Next Command After Reset from 01H/31H/11H//B1H command would be tw + t_{RST}
- 4. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.

Figure 98. Serial Input Timing




Figure 99. Output Timing




Figure 100. Resume to Suspend Timing Diagram




Figure 101. WP# Timing




Figure 102. RESET Timing





Table 20. Reset Timing

Symbol	Parameter	Min.	Тур.	Max.	Unit.
t _{RLRH}	Reset Pulse Width	1			μs
t _{RHSL}	Reset Hold time before next Operation	50			ns
4	Reset Recovery Time (Except From Erase)			40	μs
t _{RB}	Reset Recovery Time (From Erase)			25	ms

- 1. Time of Reset Recovery Time from 01H/31H/11H/B1H command would be $t_W + t_{RB}$
- 2. The device need $t_{RB\ (max)}$ at most to get ready for all commands after RESET# low.

GD55B02GF

10 ORDERING INFORMATION



^{*}Please contact GigaDevice sales for automotive products.

^{**}F grade has implemented additional test flows to ensure higher product quality than I grade.

GD55B02GF

10.1 Valid Part Numbers

<u>Please contact GigaDevice regional sales for the latest product selection and available form factors.</u>

Temperature Range I: Industrial (-40°C to +85°C)

Product Number	Density	Package Type	Packing Options
GD55B02GFBIR	2Gbit	TFBGA-24ball (5x5 Ball Array)	Y/R
GD55B02GFBIK	ZGbit	1FBGA-24ball (3x3 ball Allay)	1/K
GD55B02GFFIR	2Chit	SOD16 200mil	T/V/D
GD55B02GFFIK	2Gbit	SOP16 300mil	T/Y/R

Temperature Range J: Industrial+ (-40°C to +105°C)

Product Number	Density	Package Type	Packing Options
GD55B02GFBJR	2Gbit	TFBGA-24ball (5x5 Ball Array)	Y/R
GD55B02GFBJK	ZGbit	1FBGA-24ball (3x3 ball Alfay)	1718
GD55B02GFFJR	2Chit	SOD16 200mil	T/V/D
GD55B02GFFJK	2Gbit	SOP16 300mil	T/Y/R

Temperature Range E: Industrial+ (-40°C to +125°C)


Product Number	Density Package Type		Packing Options	
GD55B02GFBER	2Gbit	TEPCA 24boll (Eve Poll Arroy)	Y/R	
GD55B02GFBEK	ZGbit	TFBGA-24ball (5x5 Ball Array)	1713	
GD55B02GFFER	20hit	COD46 200mil	TMD	
GD55B02GFFEK	2Gbit	SOP16 300mil	T/Y/R	


Temperature Range F: Industrial+ (-40°C to +85°C)


Product Number	Density	Package Type	Packing Options	
GD55B02GFBFR	2Gbit	TFBGA-24ball (5x5 Ball Array)	Y/R	
GD55B02GFBFK	2Gbit	TFBGA-24bali (3X3 bali AlTay)	171	
GD55B02GFFFR	2Chit	COD46 200mil	TWD	
GD55B02GFFFK	2Gbit	SOP16 300mil	T/Y/R	

11 PACKAGE INFORMATION

11.1 Package TFBGA-24BALL (5x5 ball array)









Dimensions


Sy	mbol	Α.	A 4	40	L	_	E1	D	D1	е
Ų	Jnit	A	A 1	A2	b	E	E1			
	Min		0.25		0.35	5.90		7.90 8.00	4.00	
mm	Nom	-	0.30	0.80	0.40	6.00	4.00			1.00
	Max	1.20	0.35	-	0.45	6.10		8.10		




11.2 Package SOP16 300MIL









Dimensions

Syı	mbol	Α	A1	A2	b	С	D	E	E1	е	L	L1	h	θ
U	Init													
	Min	-	0.10	2.05	0.31	0.10	10.20	10.10	7.40	1.27	0.40	1.40	0.25	0
mm	Nom	-	0.20	-	0.41	0.25	10.30	10.30	7.50		-		-	
	Max	2.65	0.30	2.55	0.51	0.33	10.40	10.50	7.60		1.27		0.75	8

Note:

1. Both the package length and width do not include the mold flash.

GD55B02GF

12 REVISION HISTORY

Version No	Description	Page	Date
1.0	Initial Release	All	2023-6-6
	Add Write Status Register-1&2 in command table	P26,30	
1.1	Modify WRSR (01h) description, add WRSR (01h) write Status		2024-3-5
	Register-1&2 operation	P38	
	Modify Description of QPI Mode, Data Protection, SRP bits and		
	SUS bits	P9,11,18-19	
1.2	Modify Power-On Timing and Add VPWD and tPWD P7		2024-7-3
1.2	Update Ordering Information	P83-84	2024-7-3
	Modify TFBGA-24BALL (5x5 ball array) package	P85	
	Add SOP16 300MIL Package	P6,86	

GD55B02GF

Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed (either expressly or impliedly). The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company does not assume any warranty or condition, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability, fitness for any particular purpose, noninfringement, or any warranty arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application and any product produced. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed or intended for use in, and no warranty is made respect to, any applications designed or intended for the operation of weaponry, nuclear equipment, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants etc.), pollution control or hazardous substances management, or other uses where failure to perform can reasonably be expected to result in personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products. Customers shall discard the device according to the local environmental law.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice. And the company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.